component
SN74S00D
Public Made by Adomby adom
Texas Instruments Logic Gates, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownSN74S00D
Texas Instruments · Logic Gates · SOIC-14
SN74S00D from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 2 | 1B | input | Gate 1 input B of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 3 | 1Y | output | Gate 1 NAND output, Y = A·B in positive logic. |
| 4 | 2A | input | Gate 2 input A of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 5 | 2B | input | Gate 2 input B of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 6 | 2Y | output | Gate 2 NAND output, Y = A·B in positive logic. |
| 7 | GND | power_in | Ground reference for the device; voltages are referenced to the network ground terminal. |
| 8 | 3Y | output | Gate 3 NAND output, Y = A·B in positive logic. |
| 9 | 3B | input | Gate 3 input B of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 10 | 3A | input | Gate 3 input A of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 11 | 4Y | output | Gate 4 NAND output, Y = A·B in positive logic. |
| 12 | 4B | input | Gate 4 input B of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 13 | 4A | input | Gate 4 input A of the quadruple 2-input NAND; TTL compliant with VIH of 2 V minimum and VIL of 0.8 V maximum. |
| 14 | VCC | power_in | Power supply; SN74xx00 operates from 4.75 V to 5.25 V (5 V nominal) per Recommended Operating Conditions. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-14 |
| Category | Logic |
| Pins | 14 |
CAD (KiCad official)
- Symbol:
SN74S00D - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
sn74s00d-etched.step/sn74s00d-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sn74s00d.step/sn74s00d.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (40 pp, sha256
ac4bbf6801413a20, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).