component
TPT487L1-SO1R
Public Unreviewedby Ray
3PEAK Buffer/Driver/Transceiver, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownTPT487L1-SO1R
3PEAK · Buffer/Driver/Transceiver · SOP-8
TPT487L1-SO1R from 3PEAK, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | R | output | Receiver Output. Digital CMOS output; drives high (VOH ≥ VCC-0.3V at IOH=-8mA) when bus differential A-B > -50mV, low (VOL ≤ 0.4V at IOL=8mA) when A-B < -200mV. High-impedance when /RE is high. |
| 2 | /RE | input | Receiver Output Enable (active-low). Digital input; drive low to enable the receiver output R; drive high to place R into high-impedance. Default receiver-disabled when floating. |
| 3 | DE | input | Driver Output Enable (active-high). Digital input; drive high to enable the RS-485 driver onto bus pins A/B; drive low or leave floating to disable the driver (bus pins high-Z). |
| 4 | D | input | Driver Input. Digital CMOS input carrying the transmit data; when DE is high, D=high drives bus A high/B low, D=low drives A low/B high. Defaults to driving bus high when D is open. |
| 5 | GND | power_in | Ground reference (0 V) for both logic and bus circuitry. |
| 6 | A | bidirectional | Noninverting Receiver Input A and Noninverting Driver Output A. RS-485 differential bus line; withstands -15V to +15V as receiver/idle and -8V to +13V as driver. Bus-pin ESD ±18kV HBM / ±15kV IEC61000-4-2 contact. |
| 7 | B | bidirectional | Inverting Receiver Input B and Inverted Driver Output B. RS-485 differential bus line; withstands -15V to +15V as receiver/idle and -8V to +13V as driver. Bus-pin ESD ±18kV HBM / ±15kV IEC61000-4-2 contact. |
| 8 | VCC | power_in | Power Supply, 3.0V to 5.5V. Quiescent current 650µA typ (both driver and receiver enabled, no load); 0.5µA typ with both disabled. Decouple to GND close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | 3PEAK |
| Package | SOP-8 |
| Category | Logic |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
TPT487L1-SO1RTPT487-VS1RTPT487L1-DF6R
CAD (KiCad official)
- Symbol:
TPT487L1-SO1R - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: 3PEAK datasheet (12 pp, sha256
a85a1fd792f38b3e, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).