component

mc33079dt

Public Made by Adom

by adom

STMicroelectronics Operational Amplifier, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentop-amp-cmpmc33079dt
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents

README

markdown

MC33079DT

STMicroelectronics · Operational Amplifier · SOIC-14

MC33079DT from STMicroelectronics, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of op-amp channel 1. Class-AB output stage delivering symmetrical source/sink currents (~29 mA source, ~37 mA typ sink) into loads down to 600 Ω; output impedance ~37 Ω at 9 MHz.
2 IN1- input Inverting input of op-amp channel 1. High-impedance BJT input (Ri ~175 kΩ, Ci ~12 pF) with typical bias current 250 nA; input voltage must not exceed ±15 V or
3 IN1+ input Non-inverting input of op-amp channel 1. High-impedance BJT input (Ri ~175 kΩ, Ci ~12 pF); common-mode range typically ±13 V to ±14 V on ±15 V supplies.
4 VCC+ power_in Positive supply rail. Accepts ±2.5 V to ±15 V dual supply or up to +36 V single supply; absolute maximum ±18 V or +36 V. Typical total quiescent current 8 mA (10 mA max) for all four amplifiers.
5 IN2+ input Non-inverting input of op-amp channel 2. High-impedance BJT input (Ri ~175 kΩ, Ci ~12 pF); common-mode range typically ±13 V to ±14 V on ±15 V supplies.
6 IN2- input Inverting input of op-amp channel 2. High-impedance BJT input with typical bias current 250 nA; input voltage must not exceed ±15 V or
7 OUT2 output Output of op-amp channel 2. Class-AB output stage, short-circuit protected with infinite short-circuit duration (subject to junction temperature limits).
8 OUT3 output Output of op-amp channel 3. Class-AB output stage delivering large symmetric swing (+14.3 V / -14.6 V typ into 10 kΩ).
9 IN3- input Inverting input of op-amp channel 3. High-impedance BJT input (Ri ~175 kΩ, Ci ~12 pF).
10 IN3+ input Non-inverting input of op-amp channel 3. High-impedance BJT input; common-mode range ±13 V to ±14 V on ±15 V supplies.
11 VCC- power_in Negative supply rail. Typically −15 V in dual-supply operation or GND in single-supply operation; absolute maximum −18 V (or 0 V for +36 V single-supply use).
12 IN4+ input Non-inverting input of op-amp channel 4. High-impedance BJT input; common-mode range ±13 V to ±14 V on ±15 V supplies.
13 IN4- input Inverting input of op-amp channel 4. High-impedance BJT input (Ri ~175 kΩ, Ci ~12 pF).
14 OUT4 output Output of op-amp channel 4. Class-AB output stage with excellent channel-to-channel isolation (120 dB channel separation, 20 Hz-20 kHz).

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SOIC-14
Category Op-amp/Cmp
Pins 14

Ordering variants

  • MC33079DTD
  • MC33079DT
  • MC33079DTYDT
  • MC33079DTN

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Differential input voltage Vid -30 30 V Either or both input voltages must not exceed the magnitude of VCC+ or VCC-; printed ±30 V 3
Input voltage Vi -15 15 V Printed ±15 V 3
Junction temperature Tj 150 °C 3
Storage temperature Tstg -65 150 °C Printed -65 to +150 °C 3
Operating free air temperature range Toper -40 125 °C Free air 3
Input common mode voltage range Vicm 13 14 V ΔVio/ΔT = 5 mV, Vo = 0 V; printed ±13 to ±14 V 3
Supply voltage VCC 2.5 15 V Printed as ±2.5 to ±15 V 3
ESD human body model HBM 2 kV 100 pF discharged through 1.5 kΩ 3
ESD machine model MM 200 V 200 pF, no series resistor 3
ESD charged device model CDM 1.5 kV All pins and package charged, discharged to ground 3
Input offset voltage Vio 2.5 mV Vo = 0 V, Vic = 0 V 4
Input offset voltage over temperature Vio 3.5 mV Vo = 0 V, Vic = 0 V, Tmin ≤ Tamb ≤ Tmax 4
Input offset current Iio 10 150 nA Vo = 0 V, Vic = 0 V 4
Input offset current over temperature Iio 175 nA Vo = 0 V, Vic = 0 V, Tmin ≤ Tamb ≤ Tmax 4
Input bias current Iib 250 750 nA Vo = 0 V, Vic = 0 V 4
Input bias current over temperature Iib 800 nA Vo = 0 V, Vic = 0 V, Tmin ≤ Tamb ≤ Tmax 4
Large signal voltage gain Avd 90 100 dB RL = 2 kΩ, Vo = ±10 V 4
Large signal voltage gain over temperature Avd 85 dB RL = 2 kΩ, Vo = ±10 V, Tmin ≤ Tamb ≤ Tmax 4
Common-mode rejection ratio CMR 80 100 dB Vic = ±13 V 4
Supply voltage rejection ratio SVR 80 105 dB VCC+ / VCC- = +15 V / -15 V to +5 V / -5 V 4
Output short-circuit current source Io 15 20 mA Vid = ±1 V, output to ground 4
Output short-circuit current sink Io 29 37 mA Vid = ±1 V, output to ground 4
Supply current ICC 8 10 mA Vo = 0 V, all amplifiers 4
Supply current over temperature ICC 12 mA Vo = 0 V, all amplifiers, Tmin ≤ Tamb ≤ Tmax 4
Slew rate SR 5 7 V/µs Vi = -10 V to +10 V, RL = 2 kΩ, CL = 100 pF, AV = +1 4
Gain bandwidth product GBP 10 15 MHz RL = 2 kΩ, CL = 100 pF, f = 100 kHz 4
Input offset voltage drift ΔVio/ΔT 2 µV/°C Vo = 0 V, Vic = 0 V, Tmin ≤ Tamb ≤ Tmax 4
Unity gain bandwidth B 9 MHz Open loop 4
Gain margin Am -11 dB RL = 2 kΩ, CL = 0 pF 4
Gain margin Am -6 dB RL = 2 kΩ, CL = 100 pF 4
Phase margin φm 55 Degrees RL = 2 kΩ, CL = 0 pF 4
Phase margin φm 30 Degrees RL = 2 kΩ, CL = 100 pF 4
Equivalent input noise voltage en 4.5 nV/√Hz RS = 100 Ω, f = 1 kHz 4
Equivalent input noise current in 0.5 pA/√Hz f = 1 kHz 4
Total harmonic distortion THD 0.002 % RL = 2 kΩ, f = 20 Hz to 20 kHz, Vo = 3 Vrms, AV = +1 5
Channel separation VO1/VO2 120 dB f = 20 Hz to 20 kHz 5
Full power bandwidth FPB 120 kHz Vo = 27 Vpp, RL = 2 kΩ, THD ≤ 1% 5
Output impedance Zo 37 Ω Vo = 0 V, f = 9 MHz 5
Input resistance Ri 175 kΩ Vic = 0 V 5
Input capacitance Ci 12 pF Vic = 0 V 5
Thermal resistance junction-to-ambient, SO-14 Rthja 105 °C/W Typical value per footnote 3 3
Thermal resistance junction-to-case, SO-14 Rthjc 31 °C/W Typical value per footnote 3 3

CAD (KiCad official)

  • Symbol: MC33079DT
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: mc33079dt-etched.step / mc33079dt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc33079dt.step / mc33079dt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (None pp, sha256 2ccf4609bc213288, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF