Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

ADS8681IPWR

Texas Instruments · Analog To Digital Converters (ADC) · TSSOP-16

ADS8681IPWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DGND power_in Digital ground pin; decouple with DVDD.
2 AVDD power_in Analog power supply pin (4.75 to 5.25 V nominal); decouple with AGND.
3 AGND power_in Analog ground pin; decouple with AVDD.
4 REFIO bidirectional Internal reference output (4.095 to 4.097 V) or external reference input (4.046 to 4.146 V); decouple with REFGND.
5 REFGND power_in Reference ground pin connected to analog ground plane; decouple with REFIO and REFCAP.
6 REFCAP passive Reference buffer output pin for 10 µF decoupling capacitor connection to REFGND.
7 AIN_P input Positive analog input pin with ≥1 MΩ input impedance, ±20 V overvoltage protection, supporting ranges from ±12.288 V to ±2.56 V or 0 to 12.288 V.
8 AIN_GND input Negative analog input pin with −0.1 to +0.1 V allowable range referenced to GND.
9 RST input Active low asynchronous reset input pin requiring minimum 100 ns pulse width.
10 SDI input Serial data input pin for SPI communication supporting daisy-chain operation in multi-device configurations.
11 CONVST/CS input Dual-function control pin: rising edge triggers conversion (ACQ to CONV transition), falling edge initiates SPI communication with active low chip-select function.
12 SCLK input Serial clock input pin for SPI communication with maximum frequency of 66.67 MHz.
13 SDO-0 tri_state Primary serial data output pin driven when CONVST/CS is low, tri-stated when CONVST/CS is high.
14 ALARM/SDO-1/GPO tri_state Multifunction output pin configurable as alarm output, serial data output 1, or general-purpose output, tri-stated when CONVST/CS is high.
15 RVS output Status and clock output pin providing internal ADCST signal reflection when CS high or source-synchronous clock in SRC protocol mode.
16 DVDD power_in Digital power supply pin (1.65 to 3.3 V or up to AVDD nominal); decouple with DGND.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: ADS8681IPWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: ads8681ipwr-etched.step / ads8681ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads8681ipwr.step / ads8681ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (77 pp, sha256 0f381e7cfcfef8f2, retrieved 2026-09-25, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF