component
AD7277AUJZ-500RL7
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADCs), TSOT-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD7277AUJZ-500RL7
Analog Devices · Analog To Digital Converters (ADCs) · TSOT-6
AD7277AUJZ-500RL7 from Analog Devices, in a TSOT-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Power supply input with a VDD range of 2.35 V to 3.6 V. |
| 2 | GND | power_in | Analog ground reference point for all circuitry; all analog input signals should be referred to this GND voltage. |
| 3 | VIN | power_in | Single-ended analog input channel with an input range of 0 V to VDD. |
| 4 | SCLK | input | Serial clock logic input used for accessing data from the part and also as the clock source for the conversion process. |
| 5 | SDATA | output | Serial data logic output clocked out on the falling edge of SCLK, MSB first; for the AD7277 it is two leading zeros, 10 bits of conversion data and four trailing zeros. |
| 6 | CS | input | Active-low chip select logic input that initiates conversion and frames the serial data transfer. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSOT-6 |
| Category | Data Converters |
| Pins | 6 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage VDD to GND | VDD | -0.3 | 6 | V | TA = 25°C | 11 | |
| Analog input voltage to GND | -0.3 | V | Max is VDD + 0.3 V; TA = 25°C | 11 | |||
| Digital input voltage to GND | -0.3 | 6 | V | TA = 25°C | 11 | ||
| Digital output voltage to GND | -0.3 | V | Max is VDD + 0.3 V; TA = 25°C | 11 | |||
| Input current to any pin except supplies | -10 | 10 | mA | Transient currents of up to 100 mA cause SCR latch-up | 11 | ||
| Operating temperature range | -40 | 125 | °C | Commercial (B grade) | 11 | ||
| Storage temperature range | -65 | 150 | °C | 11 | |||
| Junction temperature | 150 | °C | 11 | ||||
| ESD | ESD | 1.5 | kV | 11 | |||
| Thermal impedance, junction to ambient | θJA | 230 | °C/W | 6-Lead TSOT Package | 11 | ||
| Thermal impedance, junction to case | θJC | 92 | °C/W | 6-Lead TSOT Package | 11 | ||
| Supply voltage range | VDD | 2.35 | 3.6 | V | 12 |
CAD (KiCad official)
- Symbol:
AD7277AUJZ-500RL7 - Footprint:
Package_TO_SOT_SMD:TSOT-23-6 - 3D model: TSOT-6 (KiCad packages3D, STEP)
- 3D model files:
ad7277aujz-500rl7-etched.step/ad7277aujz-500rl7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad7277aujz-500rl7.step/ad7277aujz-500rl7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (28 pp, sha256
393a1ddf269a9ce0, retrieved 2026-10-31, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).