component
MAX706ASESA+T
Public Made by Adomby adom
Analog Devices Inc Maxim Integrated Supervisor And Reset ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMAX706ASESA+T
Analog Devices Inc Maxim Integrated · Supervisor And Reset ICs · SOIC-8
MAX706ASESA+T from Analog Devices Inc Maxim Integrated, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | MR | input | Active-low manual-reset input that resets the device when pulled below 0.6V, is TTL/CMOS compatible when VCC = 5V, is internally pulled up by a 70µA source, and should be connected to VCC or left unconnected if unused. |
| 2 | VCC | power_in | Supply voltage input; the Electrical Characteristics give a supply range of 1.2V to 5.5V for the E (-40°C to +85°C) grade, and the AS-suffix conditions are stated as VCC = 3.0V to 5.5V. |
| 3 | GND | power_in | Ground reference for the device. |
| 4 | PFI | input | Adjustable power-fail comparator input that is compared to an internal 1.25V threshold, where PFO goes low when PFI falls below 1.25V, and which should be connected to GND if not used. |
| 5 | PFO | output | Active-low power-fail comparator output that asserts (sinks current) when PFI is below the internal 1.25V threshold and should be left unconnected if not used. |
| 6 | WDI | input | Watchdog input where a falling or rising transition must occur within 1.6s to prevent WDO from asserting; on the AR/AS/AT versions the watchdog disables when WDI is left open or driven by a tri-state output in high impedance with leakage below 600nA. |
| 7 | RESET | output | Active-low reset output that remains low while VCC is below the reset threshold or MR is held low, and for 200ms after the reset conditions end. |
| 8 | WDO | output | Active-low watchdog output that goes low when WDI has no transition within 1.6s, also goes low when VCC falls below the reset threshold, and returns high as soon as VCC rises above the reset threshold. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices Inc Maxim Integrated |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage Range (MAX70_E/M) | VCC | 1.2 | 5.5 | V | MAX70_E/M | 2 | |
| Supply Current | ISUPPLY | 90 | 300 | µA | MAX706_E/M, VCC < 3.6V | 2 | |
| Supply Current | ISUPPLY | 135 | 500 | µA | MAX706_E/M, VCC < 5.5V | 2 | |
| Reset Threshold (VCC Falling) | VRST | 2.85 | 2.93 | 3 | V | MAX70_S, MAX706AS, VCC falling | 2 |
| Reset Threshold Hysteresis | VHYS | 20 | mV | Note 3 | 2 | ||
| Reset Pulse Width | tRST | 140 | 200 | 280 | ms | MAX70_S, MAX706AS, VCC = 3.3V | 2 |
| Reset Pulse Width | tRST | 200 | ms | VCC = 5V | 2 | ||
| RESET Output Voltage Low | VOL | 0.3 | V | VRST(MAX) < VCC < 3.6V, ISINK = 1.2mA | 2 | ||
| RESET Output Voltage Low | VOL | 0.4 | V | 4.5V < VCC < 5.5V, ISINK = 3.2mA | 2 | ||
| RESET Output Voltage Low (MAX70_R/S/T, MAX706AR/AS/AT) | VOL | 0.3 | V | MAX70_E/M: VCC = 1.2V, ISINK = 100µA | 2 | ||
| Watchdog Timeout Period | tWD | 1 | 1.6 | 2.25 | s | MAX706S/T, MAX706AS/AT, VCC = 3.3V | 3 |
| WDI Pulse Width (MAX706_, MAX706A_) | tWP | 100 | ns | VIL = 0.4V, VIH = 0.8 x VCC, VRST(MAX) < VCC < 3.6V | 3 | ||
| WDI Pulse Width (MAX706_, MAX706A_) | tWP | 50 | ns | VIL = 0.4V, VIH = 0.8 x VCC, 4.5V < VCC < 5.5V | 3 | ||
| Watchdog Input Threshold LOW (MAX706_, MAX706A_) | VIL | 0.6 | V | VRST(MAX) < VCC < 3.6V | 3 | ||
| Watchdog Input Threshold LOW (MAX706_, MAX706A_) | VIL | 0.8 | V | VCC = 5.0V | 3 | ||
| Watchdog Input Threshold HIGH (MAX706_, MAX706A_) | VIH | 3.5 | V | VCC = 5.0V | 3 | ||
| WDI Input Current (MAX706A_) | -5 | 5 | µA | WDI = 0V or VCC | 3 | ||
| WDO Output Voltage Low (MAX706_, MAX706A_) | VOL | 0.3 | V | VRST(MAX) < VCC < 3.6V, ISINK = 500µA | 4 | ||
| WDO Output Voltage Low (MAX706_, MAX706A_) | VOL | 0.4 | V | 4.5V < VCC < 5.5V, ISINK = 1.2mA | 4 | ||
| MR Pullup Current | 25 | 70 | 250 | µA | VRST(MAX) < VCC < 3.6V, MR = 0 | 4 | |
| MR Pullup Current | 100 | 250 | 600 | µA | 4.5V < VCC < 5.5V, MR = 0 | 4 | |
| MR Pulse Width | tMR | 500 | ns | VRST(MAX) < VCC < 3.6V | 4 | ||
| MR Pulse Width | tMR | 150 | ns | 4.5V < VCC < 5.5V | 4 | ||
| MR Input Threshold LOW | VIL | 0.6 | V | VRST(MAX) < VCC < 3.6V | 4 | ||
| MR Input Threshold LOW | VIL | 0.8 | V | 4.5V < VCC < 5.5V | 4 | ||
| MR Input Threshold HIGH | VIH | 2 | V | 4.5V < VCC < 5.5V | 4 | ||
| MR to Reset Output Delay | tMD | 750 | ns | VRST(MAX) < VCC < 3.6V | 4 | ||
| MR to Reset Output Delay | tMD | 250 | ns | 4.5V < VCC < 5.5V | 4 | ||
| PFI Input Threshold (MAX70_S/T, MAX706AS/AT) | 1.2 | 1.25 | 1.3 | V | PFI falling, VCC = 3.3V | 4 | |
| PFI Input Current | -25 | 0.01 | 25 | nA | 4 | ||
| PFO Output Voltage Low | VOL | 0.3 | V | VRST(MAX) < VCC < 3.6V, ISINK = 1.2mA | 4 | ||
| PFO Output Voltage Low | VOL | 0.4 | V | 4.5V < VCC < 5.5V, ISINK = 3.2mA | 4 | ||
| Terminal Voltage (with respect to GND) VCC | VCC | -0.3 | 6 | V | 2 | ||
| Input Current VCC | 20 | mA | 2 | ||||
| Input Current GND | 20 | mA | 2 | ||||
| Output Current (all outputs) | 20 | mA | 2 | ||||
| Junction Temperature | TJ | 150 | °C | 2 | |||
| Storage Temperature Range | -65 | 150 | °C | 2 | |||
| Lead Temperature | 300 | °C | soldering, 10s | 2 | |||
| Operating Temperature Range (MAX70_E) | TA | -40 | 85 | °C | MAX70_E | 2 |
CAD (KiCad official)
- Symbol:
MAX706ASESA+T - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
max706asesa-t-etched.step/max706asesa-t-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);max706asesa-t.step/max706asesa-t.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices Inc Maxim Integrated datasheet (15 pp, sha256
8e1bd616ac8d73b9, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).