component
TPS54326RGTR
Public Made by Adomby adom
Texas Instruments DC-DC Converters, VQFN-16-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS54326RGTR
Texas Instruments · DC-DC Converters · VQFN-16-EP(3x3)
TPS54326RGTR from Texas Instruments, in a VQFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VFB | input | Converter feedback voltage input; connect resistor divider from output to this pin; VFB threshold 757-773 mV (typ 765 mV at 25°C, continuous mode), max input current ±0.1 μA. |
| 2 | VREG5 | power_out | Internal 5.5 V regulated power supply output; output range 5.3-5.7 V (0-5 mA load), max 70 mA at VCC = 6 V; requires 1 μF ceramic bypass capacitor to GND. |
| 3 | SS | passive | Adjustable soft-start timing pin; connect external capacitor to GND; internal source current 1.4-2.6 μA (typ 2 μA) charges the capacitor; discharge current typ 0.2 mA. |
| 4 | GND | power_in | Signal ground reference pin for control circuitry; connect strongly to PGND near the IC. |
| 5 | PG | output | Open-drain power good output; activates after 1.7× soft-start time when VFB exceeds 90% of target; requires 20 kΩ-150 kΩ pull-up resistor to VREG5; sink current 2.5-5 mA at PG = 0.5 V. |
| 6 | EN | input | Enable control input; EN > 1.5 V enables the converter; EN < 0.4 V shuts down the device; VCC shutdown supply current max 10 μA when EN = 0 V. |
| 7 | PGND1 | power_in | Power ground return for the low-side MOSFET and current comparator input; must be connected to GND strongly near the IC. |
| 8 | PGND2 | power_in | Power ground return for the low-side MOSFET and current comparator input; must be connected to GND strongly near the IC. |
| 9 | SW1 | output | Switch node between the high-side NFET drain and low-side NFET source; also serves as current comparator input; HS RDS(on) = 120 mΩ, LS RDS(on) = 70 mΩ; operating range -1.8 V to 18 V, abs max -2 V to 20 V (-3 V for 10 ns transient). |
| 10 | SW2 | output | Switch node between the high-side NFET drain and low-side NFET source; also serves as current comparator input; operating range -1.8 V to 18 V, abs max -2 V to 20 V (-3 V for 10 ns transient). |
| 11 | SW3 | output | Additional switch node connection between high-side NFET and low-side NFET (third SW pin present in RGT-16 package only); also serves as current comparator input; operating range -1.8 V to 18 V, abs max -2 V to 20 V. |
| 12 | VBST | power_in | Bootstrap supply input for the high-side NFET gate driver; connect 0.1 μF ceramic capacitor from VBST to respective SW pin; VBST-SW abs max 6.5 V, recommended max 5.7 V; internal PN diode from VREG5 to VBST charges the capacitor. |
| 13 | VIN1 | power_in | Power supply input connected to the high-side NFET drain; operating range 2-18 V, abs max 20 V; decouple with ≥ 10 μF ceramic capacitor placed close to the device. |
| 14 | VIN2 | power_in | Power supply input connected to the high-side NFET drain (parallel connection with VIN1 for reduced impedance); operating range 2-18 V, abs max 20 V. |
| 15 | VCC | power_in | Supply input for the internal 5 V linear regulator that generates VREG5 for control circuitry; operating range 4.5-18 V, abs max 20 V; operating quiescent current 850-1300 μA (non-switching). |
| 16 | VO | input | Output voltage sensing input used for adaptive on-time adjustment; connect directly to the converter output node; operating range 0.76-5.5 V, abs max 6.5 V. |
| 17 | EP | power_in | Exposed thermal pad; must be soldered to PCB power ground plane for adequate thermal dissipation and mechanical performance; connect to PGND; θJCbot = 4.8 °C/W. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-16-EP(3x3) |
| Category | Power Supply Chip |
| Pins | 17 |
CAD (KiCad official)
- Symbol:
TPS54326RGTR - Footprint:
Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm - 3D model: VQFN-16-EP(3x3) (KiCad packages3D, STEP)
- 3D model files:
tps54326rgtr-etched.step/tps54326rgtr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps54326rgtr.step/tps54326rgtr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (37 pp, sha256
aaf09f8fad2f58fb, retrieved 2026-09-26, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).