Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV9102IPWR

Texas Instruments · Operational Amplifier · TSSOP-8

TLV9102IPWR from Texas Instruments, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of channel 1; rail-to-rail swing from V- to V+ with typical 45mV to 60mV margin at VS=16V and RL=10kΩ.
2 IN1- input Inverting input of channel 1; common mode input voltage range (V-)-0.2V to (V+)+0.2V; input current limited to ±10mA.
3 IN1+ input Non-inverting input of channel 1; common mode input voltage range (V-)-0.2V to (V+)+0.2V; input bias current ±10pA typical.
4 V- power_in Negative (lowest) power supply rail; supply voltage VS = (V+)-(V-) from 2.7V to 16V.
5 IN2+ input Non-inverting input of channel 2; common mode input voltage range (V-)-0.2V to (V+)+0.2V; input bias current ±10pA typical.
6 IN2- input Inverting input of channel 2; common mode input voltage range (V-)-0.2V to (V+)+0.2V; input current limited to ±10mA.
7 OUT2 output Output of channel 2; rail-to-rail swing from V- to V+ with typical 45mV to 60mV margin at VS=16V and RL=10kΩ.
8 V+ power_in Positive (highest) power supply rail; supply voltage VS = (V+)-(V-) from 2.7V to 16V; bypass with 0.1µF capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: TLV9102IPWR
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: tlv9102ipwr-etched.step / tlv9102ipwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv9102ipwr.step / tlv9102ipwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (95 pp, sha256 8d014669156efae4, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF