Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74AHCT541DBR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SSOP-20-208mil

SN74AHCT541DBR from Texas Instruments, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Output Enable 1, active-low control input; all outputs enter high-impedance state when this pin is high
2 A1 input Data input A1; TTL voltage compatible input for channel 1
3 A2 input Data input A2; TTL voltage compatible input for channel 2
4 A3 input Data input A3; TTL voltage compatible input for channel 3
5 A4 input Data input A4; TTL voltage compatible input for channel 4
6 A5 input Data input A5; TTL voltage compatible input for channel 5
7 A6 input Data input A6; TTL voltage compatible input for channel 6
8 A7 input Data input A7; TTL voltage compatible input for channel 7
9 A8 input Data input A8; TTL voltage compatible input for channel 8
10 GND power_in Ground; negative supply reference terminal
11 Y8 tri_state 3-state output Y8; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
12 Y7 tri_state 3-state output Y7; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
13 Y6 tri_state 3-state output Y6; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
14 Y5 tri_state 3-state output Y5; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
15 Y4 tri_state 3-state output Y4; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
16 Y3 tri_state 3-state output Y3; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
17 Y2 tri_state 3-state output Y2; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
18 Y1 tri_state 3-state output Y1; provides non-inverted data when both OE1 and OE2 are low, high-impedance otherwise
19 OE2 input Output Enable 2, active-low control input; all outputs enter high-impedance state when this pin is high
20 VCC power_in Positive supply voltage; recommended operating range 4.5 V to 5.5 V

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SSOP-20-208mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: SN74AHCT541DBR
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)
  • 3D model files: sn74ahct541dbr-etched.step / sn74ahct541dbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74ahct541dbr.step / sn74ahct541dbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 97bd11b1bbaf105c, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF