Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SY5983FAC

Silergy Corp · AC-DC Controllers And Regulators · SOP-8

SY5983FAC from Silergy Corp, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP passive Loop compensation pin; connect an RC network across this pin and GND to stabilize the control loop, with absolute maximum rating of -0.3V to 3.6V.
2 ZCS input Inductor current zero-crossing detection input that receives the auxiliary winding voltage through a resistor divider, also providing OVP (threshold VZCS_OVP 1.5V typ.), line regulation and CV detection, with absolute maximum rating of -0.3V to 1.8V.
3 ISEN input Current sense input connected to the primary switch source and the sense resistor RS to GND, with absolute maximum rating of -0.3V to 3.6V and current limit reference VISEN_MAX of 0.45V.
4 DRV output Gate driver output connected to the gate of the primary MOSFET, with maximum source current 0.19A, minimum sink current 0.6A and absolute maximum rating of -0.3V to 18V.
5 VIN power_in Power supply pin with input voltage range 7.5V to 17.4V (VIN OVP 17.4V) and absolute maximum rating of -0.3V to 18V; a 330nF ceramic capacitor to GND is recommended.
6 DIM bidirectional Connects to the primary side of the dimming transformer to sense the 0~10V dimming signal, with absolute maximum rating of -0.3V to 40V and constant peak current of 23mA in dimming mode.
7 GND power_in Ground pin; the current sense resistor is connected between the primary switch source (ISEN) and this pin.
8 HV input High voltage start-up pin that charges VIN through the internal HV MOS from the bus, with breakdown voltage VBV of 700V.

Key specifications

Parameter Value
Manufacturer Silergy Corp
Package SOP-8
Category Power Management (PMIC)
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN, DRV voltage (absolute maximum) VIN, DRV -0.3 18 V 3
Supply current IVIN (absolute maximum) IVIN 7 mA 3
ZCS pin voltage (absolute maximum) ZCS -0.3 1.8 V 3
DIM pin voltage (absolute maximum) DIM -0.3 40 V 3
ISEN, COMP pin voltage (absolute maximum) ISEN, COMP -0.3 3.6 V 3
HV pin voltage (absolute maximum) HV 700 V 3
Power dissipation, SO8 (absolute maximum) PD 1.1 W TA = 25°C 3
Package thermal resistance SO8 junction-to-ambient θJA 88 °C/W 3
Package thermal resistance SO8 junction-to-case θJC 45 °C/W 3
Junction temperature range (absolute maximum) TJ -40 150 °C 3
Lead temperature (soldering, 10 sec) 260 °C Soldering, 10 sec 3
Storage temperature range (absolute maximum) TSTG -65 150 °C 3
Junction temperature range (recommended operating) TJ -40 125 °C 3
Input voltage range VVIN 7.5 17.4 V 4
VIN turn-on threshold VVIN_ON 11.8 V 4
VIN turn-off threshold VVIN_OFF 7.5 V 4
VIN OVP voltage VVIN_OVP 17.4 V 4
Start-up current IST 170 µA VVIN<VVIN_OFF 4
Discharge current in OVP mode IVIN_OVP 7 mA VVIN=12V (Note 4) 4
Internal reference voltage VREF 280 mV 4
Current limit reference voltage VISEN_MAX 0.45 V 4
ZCS pin OVP voltage threshold VZCS_OVP 1.5 V 4
Gate driver voltage VGate 11 V 4
Maximum source current ISOURCE 0.19 A 4
Minimum sink current ISINK 0.6 A 4
Max ON time TON_MAX 22 µs VCOMP=2.7V 4
Min ON time TON_MIN 450 ns 4
Max OFF time TOFF_MAX 50 µs 4
Min OFF time TOFF_MIN 1.5 µs 4
Maximum switching frequency FMAX 120 kHz 4
DIM peak current I_pk 23 mA 4
HV breakdown voltage V_BV 700 V 4
Thermal shutdown temperature TSD 150 °C 4

CAD (KiCad official)

  • Symbol: SY5983FAC
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: sy5983fac-etched.step / sy5983fac-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sy5983fac.step / sy5983fac.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Silergy Corp datasheet (20 pp, sha256 1e5a961fcc2e9797, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF