SN74LV1T08DBVR
Public Unreviewedby Ray
Texas Instruments Gates, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSN74LV1T08DBVR
Texas Instruments · Gates · SOT-23-5
SN74LV1T08DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Logic input A of the 2-input AND gate. Reduced-threshold CMOS input (VIH min ~1.36V at 1.8V VCC translation); 5V-tolerant regardless of VCC. Must not be left floating per the datasheet's unused-input note. |
| 2 | B | input | Logic input B of the 2-input AND gate. Reduced-threshold CMOS input, 5V-tolerant regardless of VCC. Must be tied to VCC or GND if unused. |
| 3 | GND | power_in | Device ground reference (0 V). Connect to system ground with a low-impedance return path. |
| 4 | Y | output | AND-gate logic output (Y = A AND B), referenced to VCC. Push-pull CMOS drive: 3 mA at 1.8V VCC, 7 mA at 3.3V VCC, 8 mA at 5V VCC (VOH min 2.4 V, VOL max 0.4 V at 3.3V). |
| 5 | VCC | power_in | Positive supply, 1.6V to 5.5V recommended operating range (absolute max 7 V). Sets the output logic-high level and reference for the reduced-threshold input translator. Decouple with a local 0.1 µF ceramic capacitor to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Logic |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
SN74LV1T08DBVRSN74LV1T08DBVRDBVTSN74LV1T08DBVRDCKRSN74LV1T08DBVRDCKT
CAD (KiCad official)
- Symbol:
SN74LV1T08DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sn74lv1t08dbvr.step |
85 KB | You want the bare part, or you mark your own boards. |
sn74lv1t08dbvr-etched.step |
2.1 MB | You want the part with SN74LV1T08DBVR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 536 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (27 pp, sha256
cb0644caef3b0ded, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).