Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CD74ACT574M96

Texas Instruments · Flip Flops · SOIC-20-300mil

CD74ACT574M96 from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low output enable; when HIGH, the 3-state outputs go to the high-impedance state independent of the register operation.
2 1Q output Non-inverted data output of flip-flop 1, high-impedance when OE is HIGH.
3 1D input Data input to flip-flop 1, loaded into the register on the LOW-to-HIGH transition of CLK.
4 2D input Data input to flip-flop 2, loaded into the register on the LOW-to-HIGH transition of CLK.
5 2Q output Non-inverted data output of flip-flop 2, high-impedance when OE is HIGH.
6 3Q output Non-inverted data output of flip-flop 3, high-impedance when OE is HIGH.
7 3D input Data input to flip-flop 3, loaded into the register on the LOW-to-HIGH transition of CLK.
8 4D input Data input to flip-flop 4, loaded into the register on the LOW-to-HIGH transition of CLK.
9 4Q output Non-inverted data output of flip-flop 4, high-impedance when OE is HIGH.
10 GND power_in Ground pin; all voltages are referenced to ground.
11 CLK input Clock input; the eight flip-flops capture data on the LOW-to-HIGH transition of CLK.
12 5Q output Non-inverted data output of flip-flop 5, high-impedance when OE is HIGH.
13 5D input Data input to flip-flop 5, loaded into the register on the LOW-to-HIGH transition of CLK.
14 6D input Data input to flip-flop 6, loaded into the register on the LOW-to-HIGH transition of CLK.
15 6Q output Non-inverted data output of flip-flop 6, high-impedance when OE is HIGH.
16 7Q output Non-inverted data output of flip-flop 7, high-impedance when OE is HIGH.
17 7D input Data input to flip-flop 7, loaded into the register on the LOW-to-HIGH transition of CLK.
18 8D input Data input to flip-flop 8, loaded into the register on the LOW-to-HIGH transition of CLK.
19 8Q output Non-inverted data output of flip-flop 8, high-impedance when OE is HIGH.
20 VCC power_in Supply pin; ACT types are specified for 4.5 V to 5.5 V (recommended operating conditions).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category Logic
Pins 20

CAD (KiCad official)

  • Symbol: CD74ACT574M96
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: cd74act574m96-etched.step / cd74act574m96-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cd74act574m96.step / cd74act574m96.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 125610c852952412, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF