component
AD7998BRUZ-0REEL
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADCs), TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD7998BRUZ-0REEL
Analog Devices · Analog To Digital Converters (ADCs) · TSSOP-20
AD7998BRUZ-0REEL from Analog Devices, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | AGND | power_in | Analog ground reference point for all circuitry on the AD7997/AD7998; all analog input signals should be referred to this AGND voltage. |
| 2 | VDD | power_in | Power supply input; the VDD range for the AD7997/AD7998 is from 2.7 V to 5.5 V. |
| 3 | AGND | power_in | Analog ground reference point for all circuitry on the AD7997/AD7998; all analog input signals should be referred to this AGND voltage. |
| 4 | AGND | power_in | Analog ground reference point for all circuitry on the AD7997/AD7998; all analog input signals should be referred to this AGND voltage. |
| 5 | VDD | power_in | Power supply input; the VDD range for the AD7997/AD7998 is from 2.7 V to 5.5 V. |
| 6 | REFIN | input | External voltage reference input with a range of 1.2 V to VDD; a 0.1 µF and 1 µF capacitor should be placed between REFIN and AGND. |
| 7 | VIN1 | input | Single-ended analog input channel 1 with an input range of 0 V to REFIN. |
| 8 | VIN3 | input | Single-ended analog input channel 3 with an input range of 0 V to REFIN. |
| 9 | VIN5 | input | Single-ended analog input channel 5 with an input range of 0 V to REFIN. |
| 10 | VIN7 | input | Single-ended analog input channel 7 with an input range of 0 V to REFIN. |
| 11 | VIN8 | input | Single-ended analog input channel 8 with an input range of 0 V to REFIN. |
| 12 | VIN6 | input | Single-ended analog input channel 6 with an input range of 0 V to REFIN. |
| 13 | VIN4 | input | Single-ended analog input channel 4 with an input range of 0 V to REFIN. |
| 14 | VIN2 | input | Single-ended analog input channel 2 with an input range of 0 V to REFIN. |
| 15 | AS | input | Address select logic input that selects one of three I2C addresses for the device, depending on the voltage applied (AGND, VDD, or float). |
| 16 | CONVST | input | Edge-triggered convert start input; the rising edge powers up the part (1 µs power-up time) and the falling edge places the track/hold in hold mode and initiates a conversion. |
| 17 | ALERT/BUSY | output | Open-drain digital output configurable as an ALERT out-of-range indicator or as a BUSY output that is active while a conversion is in progress. |
| 18 | SDA | bidirectional | Serial bus bidirectional data line; open-drain output that requires an external pull-up resistor. |
| 19 | SCL | input | Serial bus clock digital input; open-drain input that requires an external pull-up resistor. |
| 20 | AGND | power_in | Analog ground reference point for all circuitry on the AD7997/AD7998; all analog input signals should be referred to this AGND voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-20 |
| Category | ADC/DAC/Data Conversion |
| Pins | 20 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| SDA fall time, standard mode | t10 | 300 | ns | Standard mode; tFDA, fall time of SDA signal | 8 | ||
| SDA fall time, fast mode | t10 | 300 | ns | Fast mode; tFDA, fall time of SDA signal | 8 | ||
| SCL rise time, standard mode | t11 | 1000 | ns | Standard mode; tRCL, rise time of SCL signal | 8 | ||
| SCL rise time, fast mode | t11 | 300 | ns | Fast mode; tRCL, rise time of SCL signal | 8 | ||
| SCL rise time after repeated start, standard mode | t11A | 1000 | ns | Standard mode; tRCL1, rise time after repeated start and after Acknowledge bit | 8 | ||
| SCL rise time after repeated start, fast mode | t11A | 300 | ns | Fast mode; tRCL1, rise time after repeated start and after Acknowledge bit | 8 | ||
| SCL fall time, standard mode | t12 | 300 | ns | Standard mode; tFCL, fall time of SCL signal | 8 | ||
| SCL fall time, fast mode | t12 | 300 | ns | Fast mode; tFCL, fall time of SCL signal | 8 | ||
| Suppressed spike pulse width, fast mode | tSP | 0 | 50 | ns | Fast mode; pulse width of suppressed spike | 8 | |
| Power-up time | tPOWER-UP | 1 | µs | Power-up time | 8 | ||
| Supply voltage range | VDD | 2.7 | 5.5 | V | Specified VDD range | 1 | |
| Shutdown mode supply current | 1 | µA | Shutdown mode at 3 V | 1 | |||
| VDD to GND | VDD | -0.3 | 7 | V | Referenced to GND | 9 | |
| Analog input voltage to GND | -0.3 | V | To GND; maximum is VDD + 0.3 V | 9 | |||
| Reference input voltage to GND | -0.3 | V | To GND; maximum is VDD + 0.3 V | 9 | |||
| Digital input voltage to GND | -0.3 | 7 | V | To GND | 9 | ||
| Digital output voltage to GND | -0.3 | V | To GND; maximum is VDD + 0.3 V | 9 | |||
| Input current to any pin except supplies | -10 | 10 | mA | Transient currents up to 100 mA do not cause SCR latch-up | 9 | ||
| Operating temperature range (B version) | TA | -40 | 85 | °C | Commercial B version | 9 | |
| Storage temperature range | -65 | 150 | °C | Storage | 9 | ||
| Junction temperature | TJ | 150 | °C | Junction | 9 | ||
| Thermal impedance junction to ambient, 20-lead TSSOP | θJA | 143 | °C/W | 20-lead TSSOP | 9 | ||
| Thermal impedance junction to case, 20-lead TSSOP | θJC | 45 | °C/W | 20-lead TSSOP | 9 | ||
| ESD rating | 1.5 | kV | ESD | 9 |
CAD (KiCad official)
- Symbol:
AD7998BRUZ-0REEL - Footprint:
Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm - 3D model: TSSOP-20 (KiCad packages3D, STEP)
- 3D model files:
ad7998bruz-0reel-etched.step/ad7998bruz-0reel-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad7998bruz-0reel.step/ad7998bruz-0reel.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (32 pp, sha256
081ef00889049a99, retrieved 2026-10-28, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).