Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CC2650F128RGZR

Texas Instruments · RF Transceiver ICs · VQFN-48-EP(7x7)

CC2650F128RGZR from Texas Instruments, in a VQFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RF_P bidirectional Positive RF input signal to LNA during RX and positive RF output signal to PA during TX.
2 RF_N bidirectional Negative RF input signal to LNA during RX and negative RF output signal to PA during TX.
3 X32K_Q1 bidirectional 32-kHz crystal oscillator pin 1 (analog I/O).
4 X32K_Q2 bidirectional 32-kHz crystal oscillator pin 2 (analog I/O).
5 DIO_0 bidirectional Digital I/O GPIO with Sensor Controller capability.
6 DIO_1 bidirectional Digital I/O GPIO with Sensor Controller capability.
7 DIO_2 bidirectional Digital I/O GPIO with Sensor Controller capability.
8 DIO_3 bidirectional Digital I/O GPIO with Sensor Controller capability.
9 DIO_4 bidirectional Digital I/O GPIO with Sensor Controller capability.
10 DIO_5 bidirectional Digital I/O GPIO with Sensor Controller capability and high-drive capability.
11 DIO_6 bidirectional Digital I/O GPIO with Sensor Controller capability and high-drive capability.
12 DIO_7 bidirectional Digital I/O GPIO with Sensor Controller capability and high-drive capability.
13 VDDS2 power_in 1.8-V to 3.8-V DIO supply.
14 DIO_8 bidirectional Digital I/O GPIO.
15 DIO_9 bidirectional Digital I/O GPIO.
16 DIO_10 bidirectional Digital I/O GPIO.
17 DIO_11 bidirectional Digital I/O GPIO.
18 DIO_12 bidirectional Digital I/O GPIO.
19 DIO_13 bidirectional Digital I/O GPIO.
20 DIO_14 bidirectional Digital I/O GPIO.
21 DIO_15 bidirectional Digital I/O GPIO.
22 VDDS3 power_in 1.8-V to 3.8-V DIO supply.
23 DCOUPL passive 1.27-V regulated digital-supply decoupling capacitor pin; do not supply external circuitry from this pin.
24 JTAG_TMSC bidirectional JTAG TMSC digital I/O with high-drive capability.
25 JTAG_TCKC bidirectional JTAG TCKC digital I/O.
26 DIO_16 bidirectional Digital I/O GPIO, JTAG_TDO, with high-drive capability.
27 DIO_17 bidirectional Digital I/O GPIO, JTAG_TDI, with high-drive capability.
28 DIO_18 bidirectional Digital I/O GPIO.
29 DIO_19 bidirectional Digital I/O GPIO.
30 DIO_20 bidirectional Digital I/O GPIO.
31 DIO_21 bidirectional Digital I/O GPIO.
32 DIO_22 bidirectional Digital I/O GPIO.
33 DCDC_SW power_out Output from internal DC-DC.
34 VDDS_DCDC power_in 1.8-V to 3.8-V DC-DC supply.
35 RESET_N input Reset, active-low, with no internal pullup.
36 DIO_23 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
37 DIO_24 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
38 DIO_25 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
39 DIO_26 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
40 DIO_27 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
41 DIO_28 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
42 DIO_29 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
43 DIO_30 bidirectional Digital/analog I/O GPIO with Sensor Controller and analog capability.
44 VDDS power_in 1.8-V to 3.8-V main chip supply.
45 VDDR power_in 1.7-V to 1.95-V supply, typically connected to the output of the internal DC-DC; supplied internally from the main LDO if DC-DC is not used.
46 X24M_N bidirectional 24-MHz crystal oscillator pin 1 (analog I/O).
47 X24M_P bidirectional 24-MHz crystal oscillator pin 2 (analog I/O).
48 VDDR_RF power_in 1.7-V to 1.95-V supply, typically connected to the output of the internal DC-DC; must be connected to VDDR if DC-DC is not used.
49 EGP power_in Exposed ground pad (GND).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-48-EP(7x7)
Category RF And Wireless
Pins 49

CAD (KiCad official)

  • Symbol: CC2650F128RGZR
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: VQFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: cc2650f128rgzr-etched.step / cc2650f128rgzr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cc2650f128rgzr.step / cc2650f128rgzr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (63 pp, sha256 446f132f60752955, retrieved 2026-10-07, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF