RT9711AGB
Public Unreviewedby Ray
Richtek Tech AC-DC Controllers and Regulators, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownRT9711AGB
Richtek Tech · AC-DC Controllers and Regulators · SOT-23-5
RT9711AGB from Richtek Tech, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | FLG | output | Open-drain fault flag output. Asserts low (typ. 20 Ω pull-down, IFLG_OFF ≤ 1 μA leakage when off) after a 12 ms (typ.) delay when an over-current, thermal-shutdown, or reverse-current fault is detected. Requires an external 10 kΩ-100 kΩ pull-up resistor to the USB controller supply. Absolute-max flag voltage 6.5 V. |
| 2 | GND | power_in | Device ground / return for the internal high-side switch, charge pump, bias, and logic. Tie to the system ground plane close to the CIN and COUT return paths. |
| 3 | EN | input | Chip enable input (active-high on the RT9711A variant). Logic-high (VIH ≥ 2.0 V) turns the internal N-MOSFET switch on; logic-low (VIL ≤ 0.8 V) turns it off. Input range 0 V to 5.5 V, input leakage 0.01 μA typ. Must never be left floating. When disabled the pin is pulled low internally through ~75 Ω (RDS shutdown). |
| 4 | VIN | power_in | Power input to the internal high-side N-MOSFET switch and to the internal bias/charge-pump/UVLO circuitry. Recommended operating range 2.5 V to 5.5 V (absolute max 6.5 V). Decouple locally with a 1 μF CIN capacitor to GND. UVLO releases at ~1.7 V rising. |
| 5 | VOUT | power_out | Switched power output (drain of the internal N-MOSFET) to the downstream USB port/load. Delivers up to 1.5 A continuous (current limit ILIM = 2.5 A typ., 1.6-3.2 A). RDS(on) 80 mΩ typ. at VIN = 5 V, IOUT = 1 A. A low-ESR ≥150 μF aluminum/tantalum bulk capacitor plus a 10 μF ceramic to GND is recommended to meet the USB VBUS 330 mV droop requirement. Can be forced higher than VIN when off (no body diode). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
RT9711AGBRT9711AGBAPBRT9711AGBBGBRT9711AGBBPBRT9711AGBCGBRT9711AGBCPBRT9711AGBDGBRT9711AGBDPBRT9711AGBGRT9711AGBAPBGRT9711AGBBGBGRT9711AGBBPBGRT9711AGBCGBGRT9711AGBCPBGRT9711AGBDGBGRT9711AGBDPBGRT9711AGBAGJ5RT9711AGBAPJ5RT9711AGBBGJ5RT9711AGBBPJ5RT9711AGBCGJ5RT9711AGBCPJ5RT9711AGBDGJ5RT9711AGBDPJ5RT9711AGBAGSRT9711AGBAPSRT9711AGBBGSRT9711AGBBPSRT9711AGBCGSRT9711AGBCPSRT9711AGBDGSRT9711AGBDPSRT9711AGBAGFRT9711AGBAPFRT9711AGBBGFRT9711AGBBPFRT9711AGBCGFRT9711AGBCPFRT9711AGBDGFRT9711AGBDPF
CAD (KiCad official)
- Symbol:
RT9711AGB - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
rt9711agb.step |
85 KB | You want the bare part, or you mark your own boards. |
rt9711agb-etched.step |
1.5 MB | You want the part with RT9711AGB already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 392 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (17 pp, sha256
fe8722ee5da59baf, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).