component

MC74VHC32DTR2G

Public Made by Adom

by adom

onsemi Logic Gates, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicmc74vhc32dtr2gfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

MC74VHC32DTR2G

onsemi · Logic Gates · TSSOP-14

MC74VHC32DTR2G from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A1 input Input A of gate 1 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
2 B1 input Input B of gate 1 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
3 Y1 output Output of gate 1 (Y = A+B); output voltage must stay within 0 V to VCC, and unused outputs must be left open.
4 A2 input Input A of gate 2 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
5 B2 input Input B of gate 2 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
6 Y2 output Output of gate 2 (Y = A+B); output voltage must stay within 0 V to VCC, and unused outputs must be left open.
7 GND power_in Ground reference; Vin and Vout must be constrained to the range GND to VCC.
8 Y3 output Output of gate 3 (Y = A+B); output voltage must stay within 0 V to VCC, and unused outputs must be left open.
9 A3 input Input A of gate 3 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
10 B3 input Input B of gate 3 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
11 Y4 output Output of gate 4 (Y = A+B); output voltage must stay within 0 V to VCC, and unused outputs must be left open.
12 A4 input Input A of gate 4 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
13 B4 input Input B of gate 4 (Y = A+B); inputs tolerate voltages up to 7.0 V, and unused inputs must be tied to GND or VCC.
14 VCC power_in Positive supply; recommended operating range is 2.0 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-14
Category Logic
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage VCC 2 5.5 V 2
DC Input Voltage Vin 0 5.5 V 2
Operating Temperature TA -40 125 °C 2
Input Rise and Fall Time tr, tf 0 100 ns/V VCC = 3.3 V ±0.3 V 2
Input Rise and Fall Time tr, tf 0 20 ns/V VCC = 5.0 V ±0.5 V 2
DC Output Voltage Vout 0 V 2
DC Supply Voltage VCC -0.5 7 V 2
DC Input Voltage Vin -0.5 7 V 2
DC Output Voltage Vout -0.5 V 2
Input Diode Current IIK -20 mA 2
Output Diode Current IOK -20 20 mA 2
DC Output Current, per Pin Iout -25 25 mA 2
DC Supply Current, VCC and GND Pins ICC -50 50 mA 2
Power Dissipation in Still Air, TSSOP Package PD 450 mW Still air, TSSOP package 2
Storage Temperature Tstg -65 150 °C 2
Minimum High-Level Input Voltage VIH 1.5 V VCC = 2.0 V; TA = 25°C 2
Maximum Low-Level Input Voltage VIL 0.5 V VCC = 2.0 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 1.9 2 V Vin = VIH or VIL; IOH = -50 µA; VCC = 2.0 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 2.9 3 V Vin = VIH or VIL; IOH = -50 µA; VCC = 3.0 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 4.4 4.5 V Vin = VIH or VIL; IOH = -50 µA; VCC = 4.5 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 1.9 V Vin = VIH or VIL; IOH = -50 µA; VCC = 2.0 V; TA = -40°C to 125°C 2
Minimum High-Level Output Voltage VOH 2.9 V Vin = VIH or VIL; IOH = -50 µA; VCC = 3.0 V; TA = -40°C to 125°C 2
Minimum High-Level Output Voltage VOH 4.4 V Vin = VIH or VIL; IOH = -50 µA; VCC = 4.5 V; TA = -40°C to 125°C 2
Minimum High-Level Output Voltage VOH 2.58 V Vin = VIH or VIL; IOH = -4.0 mA; VCC = 3.0 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 2.48 V Vin = VIH or VIL; IOH = -4.0 mA; VCC = 3.0 V; TA = -40°C to 125°C 2
Minimum High-Level Output Voltage VOH 3.94 V Vin = VIH or VIL; IOH = -8.0 mA; VCC = 4.5 V; TA = 25°C 2
Minimum High-Level Output Voltage VOH 3.8 V Vin = VIH or VIL; IOH = -8.0 mA; VCC = 4.5 V; TA = -40°C to 125°C 2
Maximum Low-Level Output Voltage VOL 0 0.1 V Vin = VIH or VIL; IOL = 50 µA; VCC = 2.0 V; TA = 25°C 2
Maximum Low-Level Output Voltage VOL 0.1 V Vin = VIH or VIL; IOL = 50 µA; VCC = 2.0 V; TA = -40°C to 125°C 2
Maximum Low-Level Output Voltage VOL 0.36 V Vin = VIH or VIL; IOL = 4.0 mA; VCC = 3.0 V; TA = 25°C 2
Maximum Low-Level Output Voltage VOL 0.44 V Vin = VIH or VIL; IOL = 4.0 mA; VCC = 3.0 V; TA = -40°C to 125°C 2
Maximum Input Leakage Current Iin -0.1 0.1 µA Vin = 5.5 V or GND; VCC = 0 to 5.5 V; TA = 25°C 2
Maximum Input Leakage Current Iin -1 1 µA Vin = 5.5 V or GND; VCC = 0 to 5.5 V; TA = -40°C to 125°C 2
Maximum Quiescent Supply Current ICC 2 µA Vin = VCC or GND; VCC = 5.5 V; TA = 25°C 2
Maximum Quiescent Supply Current ICC 20 µA Vin = VCC or GND; VCC = 5.5 V; TA = -40°C to 125°C 2
Maximum Propagation Delay, A or B to Y tPLH, tPHL 5.5 8 ns VCC = 3.3 ± 0.3 V; CL = 15 pF; TA = 25°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 7.9 11.4 ns VCC = 3.3 ± 0.3 V; CL = 50 pF; TA = 25°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 1 9.5 ns VCC = 3.3 ± 0.3 V; CL = 15 pF; TA = -40°C to 125°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 1 13 ns VCC = 3.3 ± 0.3 V; CL = 50 pF; TA = -40°C to 125°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 3.8 5.3 ns VCC = 5.0 ± 0.5 V; CL = 15 pF; TA = 25°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 5.5 7.5 ns VCC = 5.0 ± 0.5 V; CL = 50 pF; TA = 25°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 1 6.5 ns VCC = 5.0 ± 0.5 V; CL = 15 pF; TA = -40°C to 125°C; input tr = tf = 3.0 ns 3
Maximum Propagation Delay, A or B to Y tPLH, tPHL 1 8.5 ns VCC = 5.0 ± 0.5 V; CL = 50 pF; TA = -40°C to 125°C; input tr = tf = 3.0 ns 3
Maximum Input Capacitance Cin 4 10 pF TA = 25°C 3
Maximum Input Capacitance Cin 10 pF TA = -40°C to 125°C 3
Quiet Output Maximum Dynamic VOL VOLP 0.3 0.8 V Input tr = tf = 3.0 ns; CL = 50 pF; VCC = 5.0 V; TA = 25°C 3
Quiet Output Minimum Dynamic VOL VOLV -0.3 -0.8 V Input tr = tf = 3.0 ns; CL = 50 pF; VCC = 5.0 V; TA = 25°C 3
Minimum High Level Dynamic Input Voltage VIHD 3.5 V Input tr = tf = 3.0 ns; CL = 50 pF; VCC = 5.0 V; TA = 25°C 3
Maximum Low Level Dynamic Input Voltage VILD 1.5 V Input tr = tf = 3.0 ns; CL = 50 pF; VCC = 5.0 V; TA = 25°C 3

CAD (KiCad official)

  • Symbol: MC74VHC32DTR2G
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: mc74vhc32dtr2g-etched.step / mc74vhc32dtr2g-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); mc74vhc32dtr2g.step / mc74vhc32dtr2g.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (8 pp, sha256 c2b9fb4c6b7133dc, retrieved 2026-10-18, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF