Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LV126ADR

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-14

SN74LV126ADR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Channel 1 output enable input; output 1Y is high-impedance when 1OE is low, otherwise passes data from 1A
2 1A input Channel 1 input data; logic level passed to 1Y when 1OE is high
3 1Y tri_state Channel 1 tri-state output; reflects 1A when 1OE is high, high-impedance when 1OE is low, maximum output current ±35mA
4 2OE input Channel 2 output enable input; output 2Y is high-impedance when 2OE is low, otherwise passes data from 2A
5 2A input Channel 2 input data; logic level passed to 2Y when 2OE is high
6 2Y tri_state Channel 2 tri-state output; reflects 2A when 2OE is high, high-impedance when 2OE is low, maximum output current ±35mA
7 GND power_in Ground (0V reference); maximum continuous current ±70mA
8 3Y tri_state Channel 3 tri-state output; reflects 3A when 3OE is high, high-impedance when 3OE is low, maximum output current ±35mA
9 3A input Channel 3 input data; logic level passed to 3Y when 3OE is high
10 3OE input Channel 3 output enable input; output 3Y is high-impedance when 3OE is low, otherwise passes data from 3A
11 4Y tri_state Channel 4 tri-state output; reflects 4A when 4OE is high, high-impedance when 4OE is low, maximum output current ±35mA
12 4A input Channel 4 input data; logic level passed to 4Y when 4OE is high
13 4OE input Channel 4 output enable input; output 4Y is high-impedance when 4OE is low, otherwise passes data from 4A
14 VCC power_in Positive supply voltage; 2V to 5.5V rated, maximum continuous current ±70mA

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LV126ADR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lv126adr-etched.step / sn74lv126adr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lv126adr.step / sn74lv126adr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 204663db429773ab, retrieved 2026-10-01, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF