component
MSP430F4619IPZR
Public Made by Adomby adom
Texas Instruments Microcontrollers (MCU/MPU/SOC), LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownMSP430F4619IPZR
Texas Instruments · Microcontrollers (MCU/MPU/SOC) · LQFP-100(14x14)
MSP430F4619IPZR from Texas Instruments, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DVCC1 | power_in | Digital supply voltage, positive terminal. |
| 2 | P6.3/A3 | bidirectional | General-purpose digital I/O and analog input A3 to the 12-bit ADC. |
| 3 | P6.4/A4 | bidirectional | General-purpose digital I/O and analog input A4 to the 12-bit ADC. |
| 4 | P6.5/A5 | bidirectional | General-purpose digital I/O and analog input A5 to the 12-bit ADC. |
| 5 | P6.6/A6 | bidirectional | General-purpose digital I/O and analog input A6 to the 12-bit ADC. |
| 6 | P6.7/A7/SVSIN | bidirectional | General-purpose digital I/O, analog input A7 to the 12-bit ADC, and analog input to the brownout and supply voltage supervisor. |
| 7 | VREF+ | power_in | Output of the positive terminal of the reference voltage in the ADC. |
| 8 | XIN | input | Input port for crystal oscillator XT1; standard or watch crystals can be connected. |
| 9 | XOUT | output | Output terminal of crystal oscillator XT1. |
| 10 | VeREF+ | bidirectional | Input for an external reference voltage to the ADC. |
| 11 | VREF−/VeREF− | power_in | Negative terminal for the ADC reference voltage, for the internal reference or an externally applied reference voltage. |
| 12 | P5.1/S0/A12 | bidirectional | General-purpose digital I/O, LCD segment output 0, and ADC analog input A12; segments S0 to S3 are disabled when the LCD charge pump is enabled (LCDCPEN = 1). |
| 13 | P5.0/S1/A13 | bidirectional | General-purpose digital I/O, LCD segment output 1, and ADC analog input A13; segments S0 to S3 are disabled when the LCD charge pump is enabled (LCDCPEN = 1). |
| 14 | P10.7/S2/A14 | bidirectional | General-purpose digital I/O, LCD segment output 2, and ADC analog input A14; segments S0 to S3 are disabled when the LCD charge pump is enabled (LCDCPEN = 1). |
| 15 | P10.6/S3/A15 | bidirectional | General-purpose digital I/O, LCD segment output 3, and ADC analog input A15; segments S0 to S3 are disabled when the LCD charge pump is enabled (LCDCPEN = 1). |
| 16 | P10.5/S4 | bidirectional | General-purpose digital I/O and LCD segment output 4. |
| 17 | P10.4/S5 | bidirectional | General-purpose digital I/O and LCD segment output 5. |
| 18 | P10.3/S6 | bidirectional | General-purpose digital I/O and LCD segment output 6. |
| 19 | P10.2/S7 | bidirectional | General-purpose digital I/O and LCD segment output 7. |
| 20 | P10.1/S8 | bidirectional | General-purpose digital I/O and LCD segment output 8. |
| 21 | P10.0/S9 | bidirectional | General-purpose digital I/O and LCD segment output 9. |
| 22 | P9.7/S10 | bidirectional | General-purpose digital I/O and LCD segment output 10. |
| 23 | P9.6/S11 | bidirectional | General-purpose digital I/O and LCD segment output 11. |
| 24 | P9.5/S12 | bidirectional | General-purpose digital I/O and LCD segment output 12. |
| 25 | P9.4/S13 | bidirectional | General-purpose digital I/O and LCD segment output 13. |
| 26 | P9.3/S14 | bidirectional | General-purpose digital I/O and LCD segment output 14. |
| 27 | P9.2/S15 | bidirectional | General-purpose digital I/O and LCD segment output 15. |
| 28 | P9.1/S16 | bidirectional | General-purpose digital I/O and LCD segment output 16. |
| 29 | P9.0/S17 | bidirectional | General-purpose digital I/O and LCD segment output 17. |
| 30 | P8.7/S18 | bidirectional | General-purpose digital I/O and LCD segment output 18. |
| 31 | P8.6/S19 | bidirectional | General-purpose digital I/O and LCD segment output 19. |
| 32 | P8.5/S20 | bidirectional | General-purpose digital I/O and LCD segment output 20. |
| 33 | P8.4/S21 | bidirectional | General-purpose digital I/O and LCD segment output 21. |
| 34 | P8.3/S22 | bidirectional | General-purpose digital I/O and LCD segment output 22. |
| 35 | P8.2/S23 | bidirectional | General-purpose digital I/O and LCD segment output 23. |
| 36 | P8.1/S24 | bidirectional | General-purpose digital I/O and LCD segment output 24. |
| 37 | P8.0/S25 | bidirectional | General-purpose digital I/O and LCD segment output 25. |
| 38 | P7.7/S26 | bidirectional | General-purpose digital I/O and LCD segment output 26. |
| 39 | P7.6/S27 | bidirectional | General-purpose digital I/O and LCD segment output 27. |
| 40 | P7.5/S28 | bidirectional | General-purpose digital I/O and LCD segment output 28. |
| 41 | P7.4/S29 | bidirectional | General-purpose digital I/O and LCD segment output 29. |
| 42 | P7.3/UCA0CLK/S30 | bidirectional | General-purpose digital I/O; external clock input in USCI_A0 UART or SPI mode, clock output in USCI_A0 SPI mode; LCD segment 30. |
| 43 | P7.2/UCA0SOMI/S31 | bidirectional | General-purpose digital I/O; slave out/master in of USCI_A0 SPI mode; LCD segment output 31. |
| 44 | P7.1/UCA0SIMO/S32 | bidirectional | General-purpose digital I/O; slave in/master out of USCI_A0 SPI mode; LCD segment output 32. |
| 45 | P7.0/UCA0STE/S33 | bidirectional | General-purpose digital I/O; slave transmit enable of USCI_A0 SPI mode; LCD segment output 33. |
| 46 | P4.7/UCA0RXD/S34 | bidirectional | General-purpose digital I/O; receive data input of USCI_A0 UART or IrDA mode; LCD segment output 34. |
| 47 | P4.6/UCA0TXD/S35 | bidirectional | General-purpose digital I/O; transmit data output of USCI_A0 UART or IrDA mode; LCD segment output 35. |
| 48 | P4.5/UCLK1/S36 | bidirectional | General-purpose digital I/O; external clock input in USART1 UART or SPI mode, clock output in USART1 SPI mode; LCD segment output 36. |
| 49 | P4.4/SOMI1/S37 | bidirectional | General-purpose digital I/O; slave out/master in of USART1 SPI mode; LCD segment output 37. |
| 50 | P4.3/SIMO1/S38 | bidirectional | General-purpose digital I/O; slave in/master out of USART1 SPI mode; LCD segment output 38. |
| 51 | P4.2/STE1/S39 | bidirectional | General-purpose digital I/O; slave transmit enable of USART1 SPI mode; LCD segment output 39. |
| 52 | COM0 | output | LCD backplane common output COM0 (COM0−3 are used for LCD backplanes). |
| 53 | P5.2/COM1 | bidirectional | General-purpose digital I/O or LCD common output COM1 for LCD backplanes. |
| 54 | P5.3/COM2 | bidirectional | General-purpose digital I/O or LCD common output COM2 for LCD backplanes. |
| 55 | P5.4/COM3 | bidirectional | General-purpose digital I/O or LCD common output COM3 for LCD backplanes. |
| 56 | P5.5/R03 | bidirectional | General-purpose digital I/O; input port of the lowest analog LCD level (V5). |
| 57 | P5.6/LCDREF/R13 | bidirectional | General-purpose digital I/O; external reference voltage input for regulated LCD voltage; input port of the third most positive analog LCD level (V4 or V3). |
| 58 | P5.7/R23 | bidirectional | General-purpose digital I/O; input port of the second most positive analog LCD level (V2). |
| 59 | LCDCAP/R33 | input | LCD capacitor connection; input/output port of the most positive analog LCD level (V1). |
| 60 | DVCC2 | power_in | Digital supply voltage, positive terminal. |
| 61 | DVSS2 | power_in | Digital supply voltage, negative terminal. |
| 62 | P4.1/URXD1 | bidirectional | General-purpose digital I/O; receive data input of USART1 UART mode. |
| 63 | P4.0/UTXD1 | bidirectional | General-purpose digital I/O; transmit data output of USART1 UART mode. |
| 64 | P3.7/TB6 | bidirectional | General-purpose digital I/O; Timer_B7 CCR6 capture input (CCI6A/CCI6B) or compare output (Out6). |
| 65 | P3.6/TB5 | bidirectional | General-purpose digital I/O; Timer_B7 CCR5 capture input (CCI5A/CCI5B) or compare output (Out5). |
| 66 | P3.5/TB4 | bidirectional | General-purpose digital I/O; Timer_B7 CCR4 capture input (CCI4A/CCI4B) or compare output (Out4). |
| 67 | P3.4/TB3 | bidirectional | General-purpose digital I/O; Timer_B7 CCR3 capture input (CCI3A/CCI3B) or compare output (Out3). |
| 68 | P3.3/UCB0CLK | bidirectional | General-purpose digital I/O; external clock input in USCI_B0 UART or SPI mode, clock output in USCI_B0 SPI mode. |
| 69 | P3.2/UCB0SOMI/UCB0SCL | bidirectional | General-purpose digital I/O; slave out/master in of USCI_B0 SPI mode, or I2C clock of USCI_B0 I2C mode. |
| 70 | P3.1/UCB0SIMO/UCB0SDA | bidirectional | General-purpose digital I/O; slave in/master out of USCI_B0 SPI mode, or I2C data of USCI_B0 I2C mode. |
| 71 | P3.0/UCB0STE | bidirectional | General-purpose digital I/O; slave transmit enable of USCI_B0 SPI mode. |
| 72 | P2.7/ADC12CLK/DMAE0 | bidirectional | General-purpose digital I/O; 12-bit ADC conversion clock and DMA Channel 0 external trigger. |
| 73 | P2.6/CAOUT | bidirectional | General-purpose digital I/O and Comparator_A output. |
| 74 | P2.5/UCA0RXD | bidirectional | General-purpose digital I/O; receive data input of USCI_A0 UART or IrDA mode. |
| 75 | P2.4/UCA0TXD | bidirectional | General-purpose digital I/O; transmit data output of USCI_A0 UART or IrDA mode. |
| 76 | P2.3/TB2 | bidirectional | General-purpose digital I/O; Timer_B7 CCR2 capture input (CCI2A/CCI2B) or compare output (Out2). |
| 77 | P2.2/TB1 | bidirectional | General-purpose digital I/O; Timer_B7 CCR1 capture input (CCI1A/CCI1B) or compare output (Out1). |
| 78 | P2.1/TB0 | bidirectional | General-purpose digital I/O; Timer_B7 CCR0 capture input (CCI0A/CCI0B) or compare output (Out0). |
| 79 | P2.0/TA2 | bidirectional | General-purpose digital I/O; Timer_A capture input CCI2A or compare output Out2. |
| 80 | P1.7/CA1 | bidirectional | General-purpose digital I/O and Comparator_A input CA1. |
| 81 | P1.6/CA0 | bidirectional | General-purpose digital I/O and Comparator_A input CA0. |
| 82 | P1.5/TACLK/ACLK | bidirectional | General-purpose digital I/O; Timer_A clock input TACLK or ACLK output (divided by 1, 2, 4, or 8). |
| 83 | P1.4/TBCLK/SMCLK | bidirectional | General-purpose digital I/O; input clock TBCLK for Timer_B7 or submain system clock SMCLK output. |
| 84 | P1.3/TBOUTH/SVSOUT | bidirectional | General-purpose digital I/O; switches all Timer_B7 PWM outputs (TB0 to TB6) to high impedance, or SVS comparator output. |
| 85 | P1.2/TA1 | bidirectional | General-purpose digital I/O; Timer_A capture input CCI1A or compare output Out1. |
| 86 | P1.1/TA0/MCLK | bidirectional | General-purpose digital I/O; Timer_A capture input CCI0B or MCLK output; TA0 is only an input on this pin and BSL receive. |
| 87 | P1.0/TA0 | bidirectional | General-purpose digital I/O; Timer_A capture input CCI0A or compare output Out0; BSL transmit. |
| 88 | XT2OUT | output | Output terminal of crystal oscillator XT2. |
| 89 | XT2IN | input | Input port for crystal oscillator XT2; only standard crystals can be connected. |
| 90 | TDO/TDI | bidirectional | Test data output port; TDO/TDI data output or programming data input terminal. |
| 91 | TDI/TCLK | input | Test data input or test clock input; the device protection fuse is connected to TDI/TCLK. |
| 92 | TMS | input | Test mode select; used as an input port for device programming and test. |
| 93 | TCK | input | Test clock; the clock input port for device programming and test. |
| 94 | RST/NMI | input | Reset input or nonmaskable interrupt input port. |
| 95 | P6.0/A0 | bidirectional | General-purpose digital I/O and analog input A0 to the 12-bit ADC. |
| 96 | P6.1/A1 | bidirectional | General-purpose digital I/O and analog input A1 to the 12-bit ADC. |
| 97 | P6.2/A2 | bidirectional | General-purpose digital I/O and analog input A2 to the 12-bit ADC. |
| 98 | AVSS | power_in | Analog supply voltage, negative terminal; supplies SVS, brownout, oscillator, Comparator_A and port 1. |
| 99 | DVSS1 | power_in | Digital supply voltage, negative terminal. |
| 100 | AVCC | power_in | Analog supply voltage, positive terminal; supplies SVS, brownout, oscillator, Comparator_A and port 1, and must not power up prior to DVCC1/DVCC2. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | LQFP-100(14x14) |
| Category | Embedded Processors & Controllers |
| Pins | 100 |
CAD (KiCad official)
- Symbol:
MSP430F4619IPZR - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
msp430f4619ipzr-etched.step/msp430f4619ipzr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);msp430f4619ipzr.step/msp430f4619ipzr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (99 pp, sha256
38db4d755bae78cb, retrieved 2026-10-12, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).