component
L2N7002M3T5G
Public Made by Adomby adom
LRC MOSFETs, SOT-723. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownL2N7002M3T5G
LRC · MOSFETs · SOT-723
L2N7002M3T5G from LRC, in a SOT-723. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Gate | input | Gate of the N-channel MOSFET, rated for VGS of ±20 Vdc continuous with a gate threshold voltage of 1.0 to 2.2 Vdc at ID = 250 µAdc. |
| 2 | Source | passive | Source of the N-channel MOSFET, with the body diode continuous source current rated at -115 mAdc. |
| 3 | Drain | passive | Drain of the N-channel MOSFET, rated for VDSS of 60 Vdc and continuous drain current of ±115 mAdc. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LRC |
| Package | SOT-723 |
| Category | Transistors/Thyristors |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Drain-Source Breakdown Voltage | V(BR)DSS | 60 | Vdc | VGS = 0, ID = 10 µAdc | 2 | ||
| Zero Gate Voltage Drain Current, TJ = 25°C | IDSS | 1 | µAdc | VGS = 0, VDS = 60 Vdc, TJ = 25°C | 2 | ||
| Zero Gate Voltage Drain Current, TJ = 125°C | IDSS | 500 | µAdc | VGS = 0, VDS = 60 Vdc, TJ = 125°C | 2 | ||
| Gate-Body Leakage Current, Forward | IGSSF | 100 | nAdc | VGS = 20 Vdc | 2 | ||
| Gate-Body Leakage Current, Reverse | IGSSR | -100 | nAdc | VGS =, 20 Vdc | 2 | ||
| Gate Threshold Voltage | VGS(th) | 1 | 1.8 | 2.2 | Vdc | VDS = VGS, ID = 250 µAdc | 2 |
| On-State Drain Current | ID(on) | 500 | mA | VDS ≥ 2.0 VDS(on), VGS = 10 Vdc | 2 | ||
| Static Drain-Source On-State Voltage | VDS(on) | 3.75 | Vdc | VGS = 10 Vdc, ID = 500 mAdc | 2 | ||
| Static Drain-Source On-State Voltage | VDS(on) | 0.375 | Vdc | VGS = 5.0 Vdc, ID = 50 mAdc | 2 | ||
| Static Drain-Source On-State Resistance | rDS(on) | 4 | Ohms | VGS = 10 V, ID = 500 mAdc | 2 | ||
| Forward Transconductance | gFS | 80 | mmhos | VDS ≥ 2.0 VDS(on), ID = 200 mAdc | 2 | ||
| Input Capacitance | Ciss | 17 | 50 | pF | VDS = 25 Vdc, VGS = 0, f = 1.0 MHz | 2 | |
| Output Capacitance | Coss | 10 | 25 | pF | VDS = 25 Vdc, VGS = 0, f = 1.0 MHz | 2 | |
| Reverse Transfer Capacitance | Crss | 2.5 | 5 | pF | VDS = 25 Vdc, VGS = 0, f = 1.0 MHz | 2 | |
| Turn-On Delay Time | td(on) | 7 | 20 | ns | VDD = 25 Vdc, ID 500 mAdc | 2 | |
| Turn-Off Delay Time | td(off) | 11 | 40 | ns | RG = 25 Ω, RL = 50 Ω, Vgen = 10 V | 2 | |
| Diode Forward On-Voltage | VSD | -1.5 | Vdc | IS = 115 mAdc, VGS = 0 V | 2 | ||
| Source Current Continuous (Body Diode) | IS | -115 | mAdc | 2 | |||
| Source Current Pulsed (Body Diode) | ISM | -800 | mAdc | 2 | |||
| Drain-Source Voltage | VDSS | 60 | Vdc | 1 | |||
| Drain-Gate Voltage | VDGR | 60 | Vdc | RGS = 1.0 MΩ | 1 | ||
| Drain Current, Continuous | ID | -115 | 115 | mAdc | TC = 25°C | 1 | |
| Drain Current, Pulsed | IDM | -800 | 800 | mAdc | Pulse t < 10us | 1 | |
| Gate-Source Voltage, Continuous | VGS | -20 | 20 | Vdc | 1 | ||
| Junction and Storage Temperature | TJ, Tstg | -55 | 150 | °C | 1 | ||
| Total Device Dissipation FR-5 Board | PD | 150 | mW | TA = 25°C | 1 | ||
| Thermal Resistance, Junction to Ambient | RθJA | 833 | °C/W | 1 |
CAD (KiCad official)
- Symbol:
L2N7002M3T5G - Footprint:
Package_TO_SOT_SMD:SOT-723 - 3D model: SOT-723, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.5 mm nominal SOT-723 height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
- 3D model files:
l2n7002m3t5g-etched.step/l2n7002m3t5g-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);l2n7002m3t5g.step/l2n7002m3t5g.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LRC datasheet (4 pp, sha256
1c89e46e06b3146c, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).