Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SN74ALS09DR

Texas Instruments · Logic Gates · SOIC-14

SN74ALS09DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Gate 1 data input A of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
2 1B input Gate 1 data input B of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
3 1Y output Gate 1 open-collector output, Y = A • B, which requires an external pullup resistor, with an off-state output voltage maximum of 7 V and IOL maximum of 8 mA.
4 2A input Gate 2 data input A of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
5 2B input Gate 2 data input B of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
6 2Y output Gate 2 open-collector output, Y = A • B, which requires an external pullup resistor, with an off-state output voltage maximum of 7 V and IOL maximum of 8 mA.
7 GND power_in Ground pin for the device, serving as the 0 V reference for the supply.
8 3Y output Gate 3 open-collector output, Y = A • B, which requires an external pullup resistor, with an off-state output voltage maximum of 7 V and IOL maximum of 8 mA.
9 3A input Gate 3 data input A of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
10 3B input Gate 3 data input B of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
11 4Y output Gate 4 open-collector output, Y = A • B, which requires an external pullup resistor, with an off-state output voltage maximum of 7 V and IOL maximum of 8 mA.
12 4A input Gate 4 data input A of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
13 4B input Gate 4 data input B of the 2-input positive-AND gate, with VIH minimum 2 V, VIL maximum 0.8 V and an absolute maximum input voltage of 7 V.
14 VCC power_in Positive supply pin, with recommended VCC of 4.5 V to 5.5 V and an absolute maximum of 7 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74ALS09DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74als09dr-etched.step / sn74als09dr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74als09dr.step / sn74als09dr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 0380aafee1bfbee7, retrieved 2026-10-09, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF