Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

CD74HC4050PWR

Texas Instruments · Buffer/Driver/Transceiver · TSSOP-16

CD74HC4050PWR from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Positive supply voltage. 2 V to 6 V operating range; absolute maximum -0.5 V to 7 V.
2 1Y output Buffer 1 non-inverting output. Follows the logic level at input 1A, referenced to VCC/GND supply rails.
3 1A input Buffer 1 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
4 2Y output Buffer 2 non-inverting output. Follows the logic level at input 2A, referenced to VCC/GND supply rails.
5 2A input Buffer 2 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
6 3Y output Buffer 3 non-inverting output. Follows the logic level at input 3A, referenced to VCC/GND supply rails.
7 3A input Buffer 3 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
8 GND power_in Ground reference (0 V).
9 4A input Buffer 4 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
10 4Y output Buffer 4 non-inverting output. Follows the logic level at input 4A, referenced to VCC/GND supply rails.
11 5A input Buffer 5 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
12 5Y output Buffer 5 non-inverting output. Follows the logic level at input 5A, referenced to VCC/GND supply rails.
13 NC unconnected No internal connection. Leave floating or tie as convenient for layout.
14 6A input Buffer 6 input. Tolerates input voltages up to 15 V regardless of VCC (level-translation feature).
15 6Y output Buffer 6 non-inverting output. Follows the logic level at input 6A, referenced to VCC/GND supply rails.
16 NC unconnected No internal connection on the '4050 variant (this pin is used by the '4049 for VCC). Leave floating.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Logic
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • CD74HC4050PWR
  • CD74HC4050PWRPWT
  • CD74HC4050PWRE
  • CD74HC4050PWRM
  • CD74HC4050PWRMT
  • CD74HC4050PWRM96
  • CD74HC4050PWRNSR
  • CD74HC4050PWRF3A

CAD (KiCad official)

  • Symbol: CD74HC4050PWR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
cd74hc4050pwr.step 205 KB You want the bare part, or you mark your own boards.
cd74hc4050pwr-etched.step 2.8 MB You want the part with CD74HC4050PWR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 713 faces against 255 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (11 pp, sha256 fd93e49f9eae7912, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF