component
ATTINY412-SSNR
Public Made by Adomby adom
Microchip Tech Microcontrollers (MCU/MPU/SOC), SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownATTINY412-SSNR
Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SOIC-8
ATTINY412-SSNR from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDD | power_in | Supply voltage pin; the operating supply voltage is 2.7 V to 5.5 V (Table 36-2). |
| 2 | PA6 | bidirectional | General-purpose I/O pin PA6, multiplexed in Table 5-2 to AIN6, AINN0, OUT, TxD, MOSI, WO0, WOA and LUT0-OUT, and usable as an external interrupt and event input. |
| 3 | PA7 | bidirectional | General-purpose I/O pin PA7, multiplexed in Table 5-2 to AIN7, AINP0, RxD, MISO, WO0, WOB and LUT1-OUT, and usable as an external interrupt and event input. |
| 4 | PA1 | bidirectional | General-purpose I/O pin PA1, multiplexed in Table 5-2 to AIN1, TxD, MOSI, SDA, WO1 and LUT0-IN1, and usable as an external interrupt and event input. |
| 5 | PA2 | bidirectional | General-purpose I/O pin PA2, multiplexed in Table 5-2 to EVOUT0, AIN2, RxD, MISO, SCL, WO2 and LUT0-IN2; PA2 has full asynchronous pin-change detection. |
| 6 | PA0/RESET/UPDI | bidirectional | PA0 is multiplexed with AIN0, LUT0-IN0 and the RESET/UPDI function, which the RSTPINCFG fuse selects as GPIO, UPDI or RESET. |
| 7 | PA3/EXTCLK | bidirectional | General-purpose I/O pin PA3, multiplexed in Table 5-2 to EXTCLK, AIN3, OUT, XCK, SCK and WO0/WO3, and usable as an external clock input. |
| 8 | GND | power_in | Ground reference pin for the device. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Embedded Processors & Controllers |
| Pins | 8 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | Pin Count Package Type Drawing Number Style 8 SOIC C04-00057 SN | 540 |
CAD (KiCad official)
- Symbol:
ATTINY412-SSNR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
attiny412-ssnr-etched.step/attiny412-ssnr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);attiny412-ssnr.step/attiny412-ssnr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (553 pp, sha256
7cd19d54679f6f5a, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).