Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADS9224RIRHBR

Texas Instruments · Analog To Digital Converters (ADCs) · QFN-32-EP(5x5)

ADS9224RIRHBR from Texas Instruments, in a QFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 AINP_A passive Positive analog input for channel A.
2 AINM_A passive Negative analog input for channel A.
3 REFby2 passive REFby2 buffer output; connect a 1-µF decoupling capacitor between pin 3 and pin 4.
4 GND power_in Ground; the datasheet gives this as the decoupling return for pins 3 and 5.
5 REFOUT passive Internal reference output; connect a 1-µF decoupling capacitor between pin 5 and pin 4.
6 NC unconnected No external connection.
7 AINM_B passive Negative analog input for channel B.
8 AINP_B passive Positive analog input for channel B.
9 REFM_B passive Negative output of reference buffer B and negative reference input for ADC_B; externally connect to device GND.
10 REFP_B passive Positive output of reference buffer B and positive reference input for ADC_B.
11 GND power_in Ground; the datasheet gives this as the decoupling return for pin 12.
12 AVDD power_in Analog power-supply pin; connect a 1-µF decoupling capacitor between pin 12 and pin 11.
13 CONVST input Conversion start input; a CONVST rising edge starts the conversion for ADC_A and ADC_B.
14 CS input Active-low chip-select input; the SDO-x pins go to Hi-Z when CS is high.
15 SDI input Serial data input pin used to program the device registers.
16 SCLK input Clock input pin for the serial interface.
17 SDO-7/3B output SPI mode data output 3 for channel B; in parallel byte mode this is the MSB of the data byte.
18 SDO-6/2B output SPI mode data output 2 for channel B; in parallel byte mode this is LSB+6.
19 SDO-5/1B output SPI mode data output 1 for channel B; in parallel byte mode this is LSB+5.
20 SDO-4/0B output SPI mode data output 0 for channel B; in parallel byte mode this is LSB+4.
21 SDO-3/3A output SPI mode data output 3 for channel A; in parallel byte mode this is LSB+3.
22 SDO-2/2A output SPI mode data output 2 for channel A; in parallel byte mode this is LSB+2.
23 SDO-1/1A output SPI mode data output 1 for channel A; in parallel byte mode this is LSB+1.
24 SDO-0/0A output SPI mode data output 0 for channel A; in parallel byte mode this is the LSB of the data byte.
25 READY/STROBE output Indicates data ready or provides a strobe output for data capture.
26 PD/RST input Asynchronous reset or power-down input; see the Reset or Power-Down section.
27 GND power_in Ground; the datasheet gives this as the decoupling return for pin 28.
28 DVDD power_in Interface power-supply pin; connect a 1-µF decoupling capacitor between pin 27 and pin 28.
29 AVDD power_in Analog power-supply pin; connect a 1-µF decoupling capacitor between pin 29 and pin 30.
30 GND power_in Ground; the datasheet gives this as the decoupling return for pin 29.
31 REFP_A passive Positive output of reference buffer A and positive reference input for ADC_A; connect a 10-µF decoupling capacitor at this pin.
32 REFM_A passive Negative output of reference buffer A and negative reference input for ADC_A; externally connect to device GND.
33 Thermal Pad passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-32-EP(5x5)
Category ADC/DAC/Data Conversion
Pins 33

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
AVDD to GND AVDD -0.3 6 V 5
DVDD to GND DVDD -0.3 6 V 5
REFM_A, REFM_B REFM_x -0.1 0.1 V GND, 0.1 to GND + 0.1 5
Input or output current to any pin except power-supply pin -10 10 mA 5
Junction temperature TJ 150 °C 5
Storage temperature Tstg -65 150 °C 5
ESD HBM V(ESD) -2000 2000 V HBM, all pins 5
ESD CDM V(ESD) -500 500 V CDM, all pins 5
Analog supply voltage AVDD 4.5 5 5.5 V 5
Digital supply voltage operating range DVDD 1.65 3.3 5.5 V 5
Digital supply voltage for SCLK > 20 MHz DVDD 2.35 3.3 5.5 V SCLK > 20 MHz 5
Ambient temperature TA -40 125 °C 5
Junction-to-ambient thermal resistance RθJA 29 °C/W RHB (VQFN) 32 pins 5
Junction-to-case (top) thermal resistance RθJC(top) 17.1 °C/W 5
Junction-to-board thermal resistance RθJB 9.4 °C/W 5
Junction-to-case (bottom) thermal resistance RθJC(bot) 0.8 °C/W 5
Full-scale input voltage (AINP_x - AINM_x) FSR -4.096 4.096 V 6
Absolute input voltage VIN 0 4.096 V AINP_x or AINM_x to GND 6
Common-mode input range VCM 1.848 2.248 V 6
Analog input leakage current IIN -1 1 µA 6
REFOUT voltage VREFOUT 2.496 2.5 2.504 V 6
VREFOUT drift ΔVREF/ΔT 5.5 15 ppm/°C 6
Reference buffer output offset EO-REFBUF -1 0.2 1 mV 6
Reference buffer output mismatch VREFP_A - VREFP_B -500 50 500 µV 6
Reference buffer output capacitor CREFP_x 7 10 27 µF For specified performance, between each pair of REFP_x and REFM_x 6
REFby2 output voltage VREFby2 2.043 2.048 2.053 V EN_REFBY2_OFFSET = 0 6
REFby2 output voltage VREFby2 2.133 2.148 2.163 V EN_REFBY2_OFFSET = 1 6
REFby2 output current capability IREFby2 -3 3 mA 6
Analog supply current IAVDD 24.3 30.4 mA fSAMPLE = 3 MSPS 7
Resolution, no missing codes 16 Bits 7
Differential nonlinearity DNL -0.5 0.2 0.5 LSB 7
Integral nonlinearity INL -2 1 2 LSB 7
Offset error EO -9 1 9 LSB 7
Cummulative gain error for ADC_x and REFBUF_x GE -0.02 0.01 0.02 %FSR 7
Signal-to-noise ratio SNR 91.3 94.5 dB fIN = 2 kHz 7
Sampling rate, ADS9224R fSAMPLE 3 MSPS 9
Acquisition time tACQ 140 ns 9
Serial clock frequency, SPI single data rate fCLK 60 MHz SPI protocols with single data rate 9
Data ready time, zone 1, ADS9224R tDRDY 315 ns Zero cycle latency (zone 1 transfer) for ADS9224R 10
Analog supply current, no conversion IAVDD 7.8 mA AVDD = 5 V, no conversion 7
Digital supply current IDVDD 2.8 mA fSAMPLE = 3 MSPS, CSDO-x/y = 10 pF 7

CAD (KiCad official)

  • Symbol: ADS9224RIRHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: QFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: ads9224rirhbr-etched.step / ads9224rirhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads9224rirhbr.step / ads9224rirhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (66 pp, sha256 64ef950ba03690cd, retrieved 2026-10-31, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF