Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ADS1284IRHFR

Texas Instruments · Analog To Digital Converters (ADCs) · WQFN-24-EP(4x5)

ADS1284IRHFR from Texas Instruments, in a WQFN-24-EP(4x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DRDY output Active-low data ready output.
2 DOUT output Serial interface data output.
3 DIN input Serial interface data input.
4 CS input Serial interface chip select, active low.
5 SYNC input Synchronize input, rising edge active.
6 MFLAG output Modulator overrange flag: 0 = normal, 1 = modulator overrange.
7 DGND power_in Digital ground, tie to digital ground plane.
8 CAPN passive PGA output: connect 10-nF capacitor from CAPP to CAPN.
9 CAPP passive PGA output: connect 10-nF capacitor from CAPP to CAPN.
10 AINP2 input Positive analog input 2.
11 AINN2 input Negative analog input 2.
12 AINP1 input Positive analog input 1.
13 AINN1 input Negative analog input 1.
14 AVDD power_in Positive analog power supply, AVSS + 4.75 V to AVSS + 5.25 V recommended.
15 AVSS power_in Negative analog power supply, 0 V to -2.6 V relative to DGND recommended.
16 VREFN input Negative reference input, AVSS - 0.1 V to VREFP - 1 V.
17 VREFP input Positive reference input, VREFN + 1 V to AVDD + 0.1 V.
18 PWDN input Power-down input, active low.
19 RESET input Reset input, active low.
20 DVDD power_in Digital power supply, 1.65 V to 3.6 V recommended; if DVDD < 2.25 V, connect DVDD and BYPAS pins together.
21 DGND power_in Digital ground, tie to digital ground plane.
22 BYPAS passive 1.8-V sub-regulator output: connect 1-uF capacitor to DGND.
23 CLK input Master clock input (4.096 MHz), 1 to 4.096 MHz allowed.
24 SCLK input Serial interface shift clock input.
25 EP passive Thermal pad: do not electrically connect; must be soldered to PCB.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-24-EP(4x5)
Category Data Converters
Pins 25

CAD (KiCad official)

  • Symbol: ADS1284IRHFR
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x5mm_P0.5mm_EP2.65x3.65mm
  • 3D model: WQFN-24-EP(4x5) (KiCad packages3D, STEP)
  • 3D model files: ads1284irhfr-etched.step / ads1284irhfr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ads1284irhfr.step / ads1284irhfr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (67 pp, sha256 0fb5a607186b9dbe, retrieved 2026-10-31, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF