LD1117S50TR
Public Unreviewedby Ray
STMicroelectronics Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-223-3. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownLD1117S50TR
STMicroelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-223-3
LD1117S50TR from STMicroelectronics, in a SOT-223-3. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator. Return path for quiescent current and load current. |
| 2 | VOUT | power_out | Regulated 5.0 V output. Requires a minimum 10 µF capacitor to ground for stability. Delivers up to 800 mA (typ. 950 mA) with dropout ~1.1 V at 800 mA. Internally tied to the package TAB. |
| 3 | VIN | power_in | Unregulated input supply. Operating input voltage up to 15 V DC (18 V max when Iout < 20 mA). A 100 nF input decoupling capacitor is recommended. |
| 4 | TAB | power_out | Metal tab used for heat dissipation. Electrically connected internally to VOUT - must be treated as VOUT for isolation and routing purposes. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOT-223-3 |
| Category | PMIC |
| Pins | 4 |
Ordering variants
Same part, different packaging or reel option.
LD1117S50TRLD1117S50TRV50LD1117S50TRDT50TRLD1117S50TRD50TR
CAD (KiCad official)
- Symbol:
LD1117S50TR - Footprint:
Package_TO_SOT_SMD:SOT-223-3_TabPin2 - 3D model: SOT-223-3 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ld1117s50tr.step |
64 KB | You want the bare part, or you mark your own boards. |
ld1117s50tr-etched.step |
1.7 MB | You want the part with LD1117S50TR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 436 faces against 75 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (44 pp, sha256
1b80923ec6ca9161, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).