Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BQ2002SNTR

Texas Instruments · Battery Management · SOIC-8

BQ2002SNTR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TM input Three-level timer mode input that selects the fast-charge safety timer, voltage termination mode, top-off, pulse-trickle and voltage hold-off time, with the mid level set by a resistor divider to VCC/2 ±0.5V.
2 LED output Open-drain charging status output that goes low during fast charge and is high-Z otherwise, with VOL of at most 0.8V at IOL = 10mA.
3 BAT input Battery voltage sense input fed by a high-impedance divider (end-to-end impedance at least 200kΩ and less than 1MΩ); fast charge is valid only while VBAT is below the maximum cell voltage VMCV = 2V ±5%.
4 VSS power_in System ground reference for all pin voltages.
5 CC output Open-drain charge control output where high-Z enables charging current and low inhibits it, sinking at least 10mA at VOL = VSS + 0.8V.
6 INH input Charge inhibit input where high suspends fast charge and top-off and the charge resumes from the suspended point when returned low, with input low at most 0.1V.
7 VCC power_in Supply input rated 5.0V ±20%, with a recommended DC operating range of 4.0V to 6.0V.
8 TS input Temperature sense input from a ground-referenced negative-temperature-coefficient thermistor network between VCC and VSS, where fast charge is inhibited when VTS is at or below VTCO = 0.5 × VCC ±5% and VTS below 0.5V is prohibited.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

CAD (KiCad official)

  • Symbol: BQ2002SNTR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: bq2002sntr-etched.step / bq2002sntr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq2002sntr.step / bq2002sntr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (21 pp, sha256 49592cdda95cf8eb, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF