Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

DAC088S085CIMTX

Texas Instruments · Digital To Analog Converters (DAC) · TSSOP-16

DAC088S085CIMTX from Texas Instruments, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIN input Digital Input. Serial Data Input. Data is clocked into the 16-bit shift register on the falling edges of SCLK after the fall of SYNC.
2 DOUT output Digital Output. Serial Data Output. DOUT is used in daisy chain operation and is connected directly to a DIN pin on another DAC088S085.
3 VOUTA output Analog Output. Channel A Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
4 VOUTB output Analog Output. Channel B Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
5 VOUTC output Analog Output. Channel C Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
6 VOUTD output Analog Output. Channel D Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
7 VA power_in Supply Power supply input, operating range 2.7 V to 5.5 V, must be decoupled to GND.
8 VREF1 input Analog Input. Unbuffered reference voltage shared by Channels A, B, C, and D, range 0.5 V to VA, must be decoupled to GND, input impedance 30 kΩ.
9 VREF2 input Analog Input. Unbuffered reference voltage shared by Channels E, F, G, and H, range 0.5 V to VA, must be decoupled to GND, input impedance 30 kΩ.
10 GND power_in Ground. Ground reference for all on-chip circuitry.
11 VOUTH output Analog Output. Channel H Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
12 VOUTG output Analog Output. Channel G Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
13 VOUTF output Analog Output. Channel F Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
14 VOUTE output Analog Output. Channel E Analog Output Voltage, rail-to-rail capable, driving 2 kΩ in parallel with 1500 pF maximum load capacitance.
15 SYNC input Digital Input. Frame Synchronization Input. When low, data is written into the input shift register on falling edges of SCLK; rising edge after 16th SCLK falling edge updates DAC.
16 SCLK input Digital Input. Serial Clock Input. Data is clocked into the input shift register on the falling edges of this pin, maximum frequency 40 MHz.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: DAC088S085CIMTX
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: dac088s085cimtx-etched.step / dac088s085cimtx-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); dac088s085cimtx.step / dac088s085cimtx.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (44 pp, sha256 665107fb1a6b2869, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF