Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AW20198QNR

AWINIC(艾为) · LED Drivers · QFN-40L(5x5)

AW20198QNR from AWINIC(艾为), in a QFN-40L(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SW8 output Current switch SW8 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
2 SW6 output Current switch SW6 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
3 SW4 output Current switch SW4 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
4 SW2 output Current switch SW2 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
5 PVCC power_in Current source power supply, 2.7 V to 5.5 V; should use the same supply as VCC to avoid additional shutdown current.
6 SW1 output Current switch SW1 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
7 SW3 output Current switch SW3 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
8 SW5 output Current switch SW5 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
9 SW7 output Current switch SW7 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
10 SW9 output Current switch SW9 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
11 SW11 output Current switch SW11 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
12 CS18 output Current sink CS18 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
13 CS17 output Current sink CS17 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
14 CS16 output Current sink CS16 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
15 CS15 output Current sink CS15 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
16 PGND power_in Power ground for the LED driver.
17 CS14 output Current sink CS14 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
18 CS13 output Current sink CS13 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
19 CS12 output Current sink CS12 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
20 CS11 output Current sink CS11 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
21 CS10 output Current sink CS10 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
22 VCC power_in Power supply, 2.7 V to 5.5 V; should use the same supply as PVCC to avoid additional shutdown current.
23 GND power_in Ground.
24 AD1 input I2C address select pin 1, used together with AD0 to set the device I2C address; logic input limited to -0.3 V to VCC.
25 AD0 input I2C address select pin 0, used together with AD1 to set the device I2C address; logic input limited to -0.3 V to VCC.
26 EN input Enable pin: the device enters standby when EN is low; internally pulled down to GND through a 1 MΩ resistor.
27 SCL input Serial clock input for the 1 MHz I2C interface.
28 SDA bidirectional Serial data I/O for the I2C interface.
29 ISET passive Sets the global LED current through external resistor REXT; with REXT = 10 kΩ the global current is 40 mA, and the pin voltage is limited to -0.3 V to 2 V.
30 SYNC bidirectional Synchronization pin used to align clocks across multiple devices; internally pulled down to GND through a 1 MΩ resistor.
31 CS9 output Current sink CS9 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
32 CS8 output Current sink CS8 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
33 CS7 output Current sink CS7 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
34 CS6 output Current sink CS6 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
35 CS5 output Current sink CS5 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
36 CS4 output Current sink CS4 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
37 CS3 output Current sink CS3 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
38 CS2 output Current sink CS2 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
39 CS1 output Current sink CS1 of the LED matrix; voltage limited to -0.3 V to VCC (absolute maximum), 40 mA maximum sink current.
40 SW10 output Current switch SW10 of the LED matrix; output voltage limited to -0.3 V to PVCC (absolute maximum).
41 GND power_in Thermal pad, to be connected to ground.

Key specifications

Parameter Value
Manufacturer AWINIC(艾为)
Package QFN-40L(5x5)
Category LED Drivers
Pins 41

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VCC input operating range VCC 2.7 5.5 V 7
Standby current ISTB_VCC 1.3 μA VEN =0V or CHIPEN = 0 7
Quiescent current in active mode IACT_VCC 1.8 mA VEN=VCC,CHIPEN=1, all LEDs off 7
Maximum sink current (CS1~CS18) IMAX 40 mA VLED=0.5V, GCC= 0xFF, SL= 0xFF 7
Current switch headroom voltage SWx VHR 750 mV ISWITCH=720mA, GCC=0xFF, SL=0xFF 7
Current sink headroom voltage CSx 300 mV ISINK=40mA, GCC=0xFF, SL=0xFF 7
Internal sink current limit (OCPTH=0) ILIM 75 mA REXT=0,UVCR.OCPTH=0 7
Internal sink current limit (OCPTH=1) ILIM 120 mA REXT=0,UVCR.OCPTH=1 7
Device to device current error IMATCH -5 5 % All Channels' current set to 40mA 7
Channel to channel current error △ILED -5 5 % All Channels' current set to 40mA 7
OSC clock frequency FOSC 14.88 16 17.12 MHz 7
Thermal shutdown threshold TSD 165 °C 7
Input logic low (LGC=0) VIL 0.4 V VCC=2.7V~5.5V,LGC=0 7
Input logic high (LGC=0) VIH 1.4 V VCC=2.7V~5.5V,LGC=0 7
Input logic low (LGC=1) VIL 0.6 V VCC=2.7V~5.5V,LGC=1 7
Input logic high (LGC=1) VIH 2.4 V VCC=2.7V~5.5V,LGC=1 7
Supply voltage range VCC VCC -0.3 6 V 6
Supply voltage range PVCC PVCC -0.3 6 V 6
Input voltage range SCL, SDA, EN, AD0, AD1 -0.3 V 6
Output voltage range SW1~SW11 -0.3 V 6
Output voltage range CS1~CS18 -0.3 V 6
Voltage on ISET ISET -0.3 2 V 6
Operating free-air temperature range -40 85 °C 6
Maximum operating junction temperature TJMAX 160 °C 6
Storage temperature TSTG -65 150 °C 6
Lead temperature (soldering 10 seconds) 260 °C soldering 10 seconds 6
ESD HBM -2000 2000 V 6
ESD CDM -1500 1500 V 6
Latch-up current (±IT) -200 200 mA Test condition: JESD78E 6
Hysteresis of thermal shutdown 25 °C 7
Scanning period TSCAN 198 μs PCCR.PWMFRQ[2:0] = 000, GCR.SWSEL[3:0] = 1011 7
Non-overlap time between SW TDG 1 μs 7
Delay time between falling edge of CS18 and SWx THOLD 125 ns 8
Delay time between rising edge of SWx and CS1 TSETUP 250 ns PCCR.PWMFRQ[2:0] = 000 8
Delay time of each CS group (6 groups of CS) TDLY 125 ns PCCR.PWMFRQ[2:0] = 000 8
Junction-to-ambient thermal resistance θJA 33 °C/W 6

CAD (KiCad official)

  • Symbol: AW20198QNR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: QFN-40L(5x5) (KiCad packages3D, STEP)
  • 3D model files: aw20198qnr-etched.step / aw20198qnr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aw20198qnr.step / aw20198qnr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: AWINIC(艾为) datasheet (40 pp, sha256 0f4dfd0f9fa599da, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF