component
TPH7R006PL
Public Made by Adomby adom
TOSHIBA MOSFETs, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTPH7R006PL
TOSHIBA · MOSFETs · SOP-8
TPH7R006PL from TOSHIBA, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source terminal (leg 1). Ganged with pins 2 and 3 to a common source pad; carries drain current back to the low-side rail. Absolute max VGSS = ±20 V. |
| 2 | S | passive | Source terminal (leg 2). Ganged with pins 1 and 3. Sharing multiple leads reduces package and PCB source inductance for fast switching. |
| 3 | S | passive | Source terminal (leg 3). Ganged with pins 1 and 2 to the common source. Tie all three source pins together on the PCB. |
| 4 | G | input | Gate control input. Vth = 1.5 to 2.5 V (VDS = 10 V, ID = 0.2 mA); recommended drive VGS = 10 V; absolute max VGSS = ±20 V. Qg ≈ 22 nC typ. at VGS = 10 V, gate resistance rg ≈ 0.8 Ω typ. |
| 5 | D | passive | Drain terminal (leg 5). Ganged with pins 6, 7 and 8 to the common drain (and thermal) pad. VDSS = 60 V max. |
| 6 | D | passive | Drain terminal (leg 6). Ganged with pins 5, 7 and 8. Multiple drain pins carry the main switched current and conduct heat out through the SOP Advance drain pad. |
| 7 | D | passive | Drain terminal (leg 7). Ganged with pins 5, 6 and 8. Tie all four drain pins to the drain net/copper pour. |
| 8 | D | passive | Drain terminal (leg 8). Ganged with pins 5, 6 and 7 to the common drain. ID = 60 A continuous at Tc = 25 °C (silicon-limit 79 A). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TOSHIBA |
| Package | SOP-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
TPH7R006PL - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
tph7r006pl-etched.step/tph7r006pl-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tph7r006pl.step/tph7r006pl.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TOSHIBA datasheet (None pp, sha256
ca2279558c4038f1, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).