component
SP3034CP8
Public Made by Adomby adom
Siliup MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownSP3034CP8
Siliup · MOSFETs · SOP-8
SP3034CP8 from Siliup, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S1 | passive | Source of MOSFET 1, the N-channel device (30V, 5A rated) per the circuit diagram. |
| 2 | G1 | input | Gate of MOSFET 1, the N-channel device, with a gate-source voltage limit of ±20V and a threshold of 1V to 2.2V. |
| 3 | S2 | passive | Source of MOSFET 2, the P-channel device (-30V, -5A rated) per the circuit diagram. |
| 4 | G2 | input | Gate of MOSFET 2, the P-channel device, with a gate-source voltage limit of ±20V and a threshold of -1V to -2.0V. |
| 5 | D2 | passive | Drain of MOSFET 2, the P-channel device, with a drain-source voltage rating of -30V and a continuous drain current of -5A; internally tied to pin 6. |
| 6 | D2 | passive | Drain of MOSFET 2, the P-channel device, with a drain-source voltage rating of -30V and a continuous drain current of -5A; internally tied to pin 5. |
| 7 | D1 | passive | Drain of MOSFET 1, the N-channel device, with a drain-source voltage rating of 30V and a continuous drain current of 5A; internally tied to pin 8. |
| 8 | D1 | passive | Drain of MOSFET 1, the N-channel device, with a drain-source voltage rating of 30V and a continuous drain current of 5A; internally tied to pin 7. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Siliup |
| Package | SOP-8 |
| Category | Transistors/Thyristors |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
SP3034CP8 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
sp3034cp8-etched.step/sp3034cp8-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);sp3034cp8.step/sp3034cp8.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Siliup datasheet (8 pp, sha256
54a2bd7e3c11f2c6, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).