Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74HCS126QDRQ1

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · SOIC-14

SN74HCS126QDRQ1 from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Channel 1 output enable input; active high enables Y output, low places Y in high-impedance state.
2 1A input Channel 1 signal input with Schmitt-trigger architecture; accepts logic levels 0 to VCC.
3 1Y output Channel 1 three-state buffered output performing Y=A logic when OE is high; high-impedance when OE is low.
4 2OE input Channel 2 output enable input; active high enables Y output, low places Y in high-impedance state.
5 2A input Channel 2 signal input with Schmitt-trigger architecture; accepts logic levels 0 to VCC.
6 2Y output Channel 2 three-state buffered output performing Y=A logic when OE is high; high-impedance when OE is low.
7 GND power_in Ground return; reference voltage for all logic signals.
8 3Y output Channel 3 three-state buffered output performing Y=A logic when OE is high; high-impedance when OE is low.
9 3A input Channel 3 signal input with Schmitt-trigger architecture; accepts logic levels 0 to VCC.
10 3OE input Channel 3 output enable input; active high enables Y output, low places Y in high-impedance state.
11 4Y output Channel 4 three-state buffered output performing Y=A logic when OE is high; high-impedance when OE is low.
12 4A input Channel 4 signal input with Schmitt-trigger architecture; accepts logic levels 0 to VCC.
13 4OE input Channel 4 output enable input; active high enables Y output, low places Y in high-impedance state.
14 VCC power_in Positive power supply; operates 2 V to 6 V per recommended operating conditions page 4.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74HCS126QDRQ1
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: sn74hcs126qdrq1-etched.step / sn74hcs126qdrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74hcs126qdrq1.step / sn74hcs126qdrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 4405aa1df04c7b40, retrieved 2026-09-26, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF