Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

COS8052SR

COSINE · Operational Amplifier · SOP-8

COS8052SR from COSINE, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of amplifier A. Rail-to-rail output stage; swing extends to within ~10 mV of each supply rail with light loads (RL=10kΩ) and within ~200 mV at RL=150Ω. Short-circuit sourcing ~100 mA, sinking ~120 mA.
2 -IN1 input Inverting input of amplifier A. Voltage range: -Vs - 0.3V to +Vs + 0.3V. Input terminals are diode-clamped to the supply rails; input signals swinging more than 0.5V beyond the rails must be current-limited to ≤10 mA.
3 +IN1 input Non-inverting input of amplifier A. Same voltage range as -IN1 (-Vs - 0.3V to +Vs + 0.3V). Common-mode voltage range spans -0.1V to +Vs + 0.1V (rail-to-rail input).
4 -Vs power_in Negative power supply or ground. For single-supply operation tie to ground; for dual-supply operation (±1.25V to ±2.25V) bypass to ground with a 0.1µF ceramic capacitor as close to the pin as possible.
5 +IN2 input Non-inverting input of amplifier B. Same voltage range as -IN2 (-Vs - 0.3V to +Vs + 0.3V). Rail-to-rail common-mode input range.
6 -IN2 input Inverting input of amplifier B. Voltage range: -Vs - 0.3V to +Vs + 0.3V. Diode-clamped to supply rails; limit fault current to ≤10 mA.
7 OUT2 output Output of amplifier B. Rail-to-rail output; swings within millivolts of each supply rail. Short-circuit current ~100 mA sourcing, ~120 mA sinking.
8 +Vs power_in Positive power supply. Operating range 2.5V to 5.5V single-supply (or +1.25V to +2.25V in dual-supply). Bypass with a 0.1µF ceramic capacitor as close to the pin as possible; a 2.2µF tantalum may be added for improved performance. Quiescent current per amplifier is 2.6 mA at Vs=5V.

Key specifications

Parameter Value
Manufacturer COSINE
Package SOP-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • COS8052SR
  • COS8052SRMR

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Power Supply: +Vs to -Vs 6 V 3
Input Current 10 mA Input signals swinging more than 0.5V beyond the supply rails should be current-limited 3
Storage Temperature Range -65 150 °C 3
Junction Temperature 150 °C 3
Operating Temperature Range -40 125 °C 3
ESD Susceptibility, HBM 2000 V HBM 3
DC Supply Voltage 2.5 5.5 V 3
Operating Ambient Temperature -40 85 °C 3
Input Offset Voltage VOS -20 2 20 mV 4
Input Offset Voltage Drift ΔVOS/ΔT -2 2 μV/°C -40 to 125°C 4
Input Bias Current IB -3 3 pA 4
Input Offset Current IOS -1 1 pA 4
Common-Mode Voltage Range VCM -0.1 5.6 V 4
Common-Mode Rejection Ratio CMRR 60 80 dB VCM =0.1V to 5.6V 4
Open-Loop Voltage Gain AOL 100 dB VO=0.4V to 4.6V 4
Output Voltage Swing from Rail 10 mV RL=10kΩ 4
Output Voltage Swing from Rail 25 mV RL=2kΩ 4
Output Voltage Swing from Rail 200 mV RL=150Ω 4
Short-Circuit Current, Sourcing ISR 100 mA Sourcing 4
Short-Circuit Current, Sinking ISK 120 mA Sinking 4
Operating Voltage Range 2.5 5.5 V 4
Quiescent Current / Amplifier IQ 2.6 mA VS=5V 4
Power Supply Rejection Ratio PSRR 100 dB VS = 2.5V to 5.5V 4
Small-Signal Bandwidth f-3dB 175 MHz G=+1 4
Gain Bandwidth Product GBWP 100 MHz G=+10 4
Slew Rate SR 150 V/μs G = +1, 4V Step 4
Settling Time to 0.1% tS 50 ns G = +1, 4V Step 4
Voltage Noise Density en 8 nV/√Hz f=1kHz 4
Package Thermal Resistance, Junction-to-ambient (SOP8) RθJA 155 °C/W SOP8 package 3

CAD (KiCad official)

  • Symbol: COS8052SR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: cos8052sr-etched.step / cos8052sr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cos8052sr.step / cos8052sr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: COSINE datasheet (10 pp, sha256 38c120e198112d0a, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF