Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLV9102IDR

Texas Instruments · Operational Amplifier · SOIC-8

TLV9102IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output, channel 1: Rail-to-rail output voltage with 3 to 300 mV headroom from rails and ±80 mA short-circuit current maximum depending on supply voltage and load.
2 IN1- input Inverting input, channel 1: Accepts input voltage range from (V-) - 0.2 V to (V+) + 0.2 V with ±10 pA input bias current.
3 IN1+ input Noninverting input, channel 1: Accepts input voltage range from (V-) - 0.2 V to (V+) + 0.2 V with ±10 pA input bias current.
4 V- power_in Negative power supply (lowest potential): Negative supply rail with total supply voltage (V+) - (V-) from 2.7 V to 16 V.
5 IN2+ input Noninverting input, channel 2: Accepts input voltage range from (V-) - 0.2 V to (V+) + 0.2 V with ±10 pA input bias current.
6 IN2- input Inverting input, channel 2: Accepts input voltage range from (V-) - 0.2 V to (V+) + 0.2 V with ±10 pA input bias current.
7 OUT2 output Output, channel 2: Rail-to-rail output voltage with 3 to 300 mV headroom from rails and ±80 mA short-circuit current maximum depending on supply voltage and load.
8 V+ power_in Positive power supply (highest potential): Positive supply rail with total supply voltage (V+) - (V-) from 2.7 V to 16 V and 115 µA typical quiescent current per amplifier.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

CAD (KiCad official)

  • Symbol: TLV9102IDR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tlv9102idr-etched.step / tlv9102idr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlv9102idr.step / tlv9102idr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (95 pp, sha256 fc4fd8287569f607, retrieved 2026-09-22, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF