component
AD7792BRUZ-REEL
Public Made by Adomby adom
Analog Devices Analog To Digital Converters (ADC), TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAD7792BRUZ-REEL
Analog Devices · Analog To Digital Converters (ADC) · TSSOP-16
AD7792BRUZ-REEL from Analog Devices, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | SCLK | input | Serial clock input for the serial interface, used to clock data in on DIN and out on DOUT/RDY. |
| 2 | CLK | bidirectional | Master clock pin for the sigma-delta ADC, which can take an external clock source or use the internal clock. |
| 3 | CS | input | Chip select input for the serial interface, used to enable communication with the ADC. |
| 4 | IOUT1 | output | Excitation current source output 1, selectable at 10 µA, 210 µA or 1 mA. |
| 5 | AIN1(+) | input | Positive analog input of differential analog input channel AIN1. |
| 6 | AIN1(−) | input | Negative analog input of differential analog input channel AIN1. |
| 7 | AIN2(+) | input | Positive analog input of differential analog input channel AIN2. |
| 8 | AIN2(−) | input | Negative analog input of differential analog input channel AIN2. |
| 9 | REFIN(+)/AIN3(+) | input | Positive reference input REFIN(+), which must lie between GND + 0.1 V and AVDD; this pin is also the AIN3(+) analog input. |
| 10 | REFIN(−)/AIN3(−) | input | Negative reference input REFIN(−), which must lie between GND and AVDD − 0.1 V; this pin is also the AIN3(−) analog input. |
| 11 | IOUT2 | output | Excitation current source output 2, selectable at 10 µA, 210 µA or 1 mA. |
| 12 | GND | power_in | Ground reference point for the analog and digital circuits. |
| 13 | AVDD | power_in | Analog supply voltage, 2.7 V to 5.25 V, referenced to GND. |
| 14 | DVDD | power_in | Digital supply voltage, 2.7 V to 5.25 V, which may differ from AVDD (for example AVDD = 5 V with DVDD = 3 V). |
| 15 | DOUT/RDY | output | Serial data output that also serves as the RDY flag indicating a conversion result is ready to be read. |
| 16 | DIN | input | Serial data input used to write to the on-chip control registers. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Analog Devices |
| Package | TSSOP-16 |
| Category | Data Acquisition |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| AVDD supply voltage | AVDD | 2.7 | 5.25 | V | 5 | ||
| DVDD supply voltage | DVDD | 2.7 | 5.25 | V | 5 | ||
| Operating temperature range (industrial) | TA | -40 | 105 | °C | 1 | ||
| Output update rate | fADC | 4.17 | 470 | Hz | 3 | ||
| No missing codes (resolution) | 16 | bits | AD7792 | 3 | |||
| AVDD supply current, unbuffered, external reference | IDD | 140 | μA | Unbuffered mode, external reference | 5 | ||
| AVDD supply current, buffered, gain 1 or 2, external reference | IDD | 185 | μA | Buffered mode, gain = 1 or 2, external reference | 5 | ||
| AVDD supply current, gain 4 to 128, external reference | IDD | 400 | μA | Gain = 4 to 128, external reference | 5 | ||
| AVDD supply current, gain 4 to 128, internal reference | IDD | 500 | μA | Gain = 4 to 128, internal reference | 5 | ||
| Power-down supply current | IDD | 1 | μA | Power-down mode | 5 | ||
| Absolute analog input voltage, min (GND − 30 mV) | -30 | mV | Unbuffered mode; relative to GND | 3 | |||
| Absolute analog input voltage, max (AVDD + 30 mV) | 30 | mV | Unbuffered mode; relative to AVDD | 3 | |||
| Absolute analog input voltage, min (GND + 100 mV) | 100 | mV | Buffered mode, gain = 1 or 2; relative to GND | 3 | |||
| Absolute analog input voltage, max (AVDD − 100 mV) | -100 | mV | Buffered mode, gain = 1 or 2; relative to AVDD | 3 | |||
| Absolute analog input voltage, min (GND + 300 mV) | 300 | mV | Buffered mode, gain = 4 to 128; relative to GND | 3 | |||
| Absolute analog input voltage, max (AVDD − 1.1 V) | -1.1 | V | Buffered mode, gain = 4 to 128; relative to AVDD | 3 | |||
| Analog input current (sign-symmetric, condition not legible) | -1 | 1 | nA | 3 | |||
| Analog input current (sign-symmetric, condition not legible) | -250 | 250 | pA | 3 | |||
| Internal reference voltage tolerance | -0.01 | 0.01 | % | AVDD = 4 V, TA = 25°C | 4 | ||
| Internal reference voltage | 1.17 | V | AVDD = 4 V, TA = 25°C | 4 | |||
| Input low voltage VINL | VINL | 0.8 | V | DVDD = 5 V | 4 | ||
| Input low voltage VINL | VINL | 0.4 | V | DVDD = 3 V | 4 | ||
| Input high voltage VINH | VINH | 2 | V | DVDD = 3 V or 5 V | 4 | ||
| Schmitt-trigger positive threshold VT(+) | VT(+) | 1.4 | 2 | V | DVDD = 5 V; SCLK, CLK, DIN | 5 | |
| Schmitt-trigger negative threshold VT(−) | VT(−) | 0.8 | 1.7 | V | DVDD = 5 V; SCLK, CLK, DIN | 5 | |
| Schmitt-trigger hysteresis VT(+) − VT(−) | VT(+)−VT(−) | 0.1 | 0.17 | V | DVDD = 5 V; SCLK, CLK, DIN | 5 | |
| Schmitt-trigger positive threshold VT(+) | VT(+) | 0.9 | 2 | V | DVDD = 3 V; SCLK, CLK, DIN | 5 | |
| Schmitt-trigger negative threshold VT(−) | VT(−) | 0.4 | 1.35 | V | DVDD = 3 V; SCLK, CLK, DIN | 5 | |
| Schmitt-trigger hysteresis VT(+) − VT(−) | VT(+)−VT(−) | 0.06 | 0.13 | V | DVDD = 3 V; SCLK, CLK, DIN | 5 | |
| Output high voltage VOH (DVDD − 0.6 V) | VOH | -0.6 | V | DVDD = 3 V, ISOURCE = 100 μA | 5 | ||
| Output low voltage VOL | VOL | 0.4 | V | DVDD = 3 V, ISINK = 100 μA | 5 | ||
| Output high voltage VOH | VOH | 4 | V | DVDD = 5 V, ISOURCE = 200 μA | 5 | ||
| Digital input current | -10 | 10 | μA | VIN = DVDD or GND | 5 | ||
| Timing parameter t3 | t3 | 100 | ns | 6 | |||
| Timing parameter t4 | t4 | 100 | ns | 6 | |||
| AVDD to GND | AVDD | -0.3 | 7 | V | 8 | ||
| DVDD to GND | DVDD | -0.3 | 7 | V | 8 | ||
| Analog input voltage to GND | -0.3 | 0.3 | V | Max is AVDD + 0.3 V | 8 | ||
| Reference input voltage to GND | -0.3 | 0.3 | V | Max is AVDD + 0.3 V | 8 | ||
| Digital input voltage to GND | -0.3 | 0.3 | V | Max is DVDD + 0.3 V | 8 | ||
| Digital output voltage to GND | -0.3 | 0.3 | V | Max is DVDD + 0.3 V | 8 | ||
| Input current (AIN / digital input) | 10 | mA | 8 | ||||
| Operating temperature range (absolute) | TA | -40 | 105 | °C | 8 | ||
| Storage temperature range | -65 | 150 | °C | 8 | |||
| Junction temperature | TJ | 150 | °C | 8 | |||
| Lead temperature, soldering (vapor phase) | 215 | °C | Vapor phase, 60 s | 8 | |||
| Lead temperature, soldering (infrared) | 220 | °C | Infrared, 15 s | 8 | |||
| Thermal resistance, junction-to-ambient | θJA | 128 | °C/W | TSSOP package | 8 | ||
| Thermal resistance, junction-to-case | θJC | 14 | °C/W | TSSOP package | 8 |
CAD (KiCad official)
- Symbol:
AD7792BRUZ-REEL - Footprint:
Package_SO:TSSOP-16_4.4x5mm_P0.65mm - 3D model: TSSOP-16 (KiCad packages3D, STEP)
- 3D model files:
ad7792bruz-reel-etched.step/ad7792bruz-reel-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ad7792bruz-reel.step/ad7792bruz-reel.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Analog Devices datasheet (32 pp, sha256
dbf157a64d1a902f, retrieved 2026-10-14, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).