component
MCP41100T-I
Public Made by Adomby adom
Microchip Tech Digital Potentiometers, SOIC-8-150mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownMCP41100T-I
Microchip Tech · Digital Potentiometers · SOIC-8-150mil
MCP41100T-I from Microchip Tech, in a SOIC-8-150mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | CS | input | Chip Select input for SPI serial interface; command execution occurs on rising edge after 16 clocks have been loaded; Schmitt Trigger input with VIH = 0.7VDD and VIL = 0.3VDD. |
| 2 | SCK | input | Serial Clock input for SPI interface; data is clocked into SI on the rising edge and out on the falling edge; maximum frequency 10 MHz; gated to CS pin; Schmitt Trigger input. |
| 3 | SI | input | Serial Data Input for SPI interface; command and data bytes are clocked into the 16-bit shift register on rising edge of SCK; gated to CS pin; Schmitt Trigger input. |
| 4 | VSS | power_in | Ground; negative supply terminal at 0V reference potential. |
| 5 | PA0 | passive | Potentiometer Terminal A for single channel; accepts voltage from 0V to VDD; one end of 100 kΩ resistor network with no polarity restrictions relative to PB0 and PW0. |
| 6 | PW0 | passive | Potentiometer Wiper for single channel; voltage output from 0V to VDD; position controlled by 8-bit data register allowing 256 tap positions; maximum wiper current ±1 mA. |
| 7 | PB0 | passive | Potentiometer Terminal B for single channel; accepts voltage from 0V to VDD; connects to wiper at code 00h (minimum resistance state); no polarity restrictions relative to PA0 and PW0. |
| 8 | VDD | power_in | Positive power supply; operating voltage range 2.7V to 5.5V; recommended 0.1 µF bypass capacitor placed close to pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8-150mil |
| Category | Data Acquisition |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
MCP41100T-I - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8-150mil (KiCad packages3D, STEP)
- 3D model files:
mcp41100t-i-etched.step/mcp41100t-i-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);mcp41100t-i.step/mcp41100t-i.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (32 pp, sha256
6bee8156c8b9f1f6, retrieved 2026-09-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).