component

RS8652XK

Public Made by Adom

by adom

Jiangsu RUNIC Tech Precision Op Amps, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentamplifiers-comparatorsrs8652xkfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

RS8652XK

Jiangsu RUNIC Tech · Precision Op Amps · SOIC-8

RS8652XK from Jiangsu RUNIC Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Output of channel A; signal output pins are diode-clamped to the supply rails, with swings beyond 0.5V outside the rails limited to ±50mA.
2 -INA input Inverting input of channel A; signal input pins are diode-clamped to the supply rails, and inputs swinging more than 0.5V beyond the rails should be limited to 10mA.
3 +INA input Noninverting input of channel A; signal input common-mode voltage must stay between (V-)-0.5V and (V+)+0.5V, with differential voltage limited to ±0.7V.
4 V- power_in Negative (lowest) power supply or ground, used for single-supply operation.
5 +INB input Noninverting input of channel B; signal input common-mode voltage must stay between (V-)-0.5V and (V+)+0.5V, with differential voltage limited to ±0.7V.
6 -INB input Inverting input of channel B; signal input pins are diode-clamped to the supply rails, and inputs swinging more than 0.5V beyond the rails should be limited to 10mA.
7 OUTB output Output of channel B; signal output pins are diode-clamped to the supply rails, with swings beyond 0.5V outside the rails limited to ±50mA.
8 V+ power_in Positive (highest) power supply; single-supply range is 3.3V to 32V and dual-supply range is ±1.65V to ±16V.

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package SOIC-8
Category Amplifiers/Comparators
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Single-supply voltage VS 3.3 32 V Single-supply 6
Dual-supply voltage (magnitude, ±VS) VS 1.65 16 V Dual-supply, printed as ±1.65 to ±16 6
Supply voltage, dual supply VS 18 V Dual supply, VS=(V+)-(V-) 6
Supply voltage, single supply VS 36 V Single supply, VS=(V+)-(V-) 6
Differential input voltage -0.7 0.7 V 6
Signal input pin current -10 10 mA 6
Signal output pin current -50 50 mA 6
Operating free-air temperature range TA -40 125 °C Over operating free-air temperature range 6
Junction temperature TJ -40 150 °C 6
Storage temperature Tstg -65 150 °C 6
Operating voltage range VS 3.3 32 V 25C 7
Quiescent current IQ 1.8 2.5 mA VS=±2.5V, Io=0mA, 25C 7
Quiescent current IQ 3 mA VS=±2.5V, Io=0mA, Full 7
Quiescent current IQ 2.2 4 mA VS=±16V, Io=0mA, 25C 7
Quiescent current IQ 5 mA VS=±16V, Io=0mA, Full 7
Power-supply rejection ratio PSRR 110 130 dB VS=5V to 32V, 25C 7
Power-supply rejection ratio PSRR 100 dB VS=5V to 32V, Full 7
Input offset voltage Vos -20 3 20 μV VCM= VS/2, 25C 7
Input offset voltage Vos -25 25 μV VCM= VS/2, Full 7
Input offset voltage average drift Vos TC -0.15 0.15 uV/C VCM= VS/2, Full 7
Input bias current IB 100 1000 pA VCM=0V, 25C 7
Input bias current IB 600 pA VCM=0V, Full 7
Input offset current IOS 100 pA VCM=0V, 25C 7
Input offset current IOS 600 pA VCM=0V, Full 7
Common-mode rejection ratio CMRR 95 120 dB VS=±16V, VCM=(V-)+0.3 to (V+)-1.5V, 25C 7
Common-mode rejection ratio CMRR 90 dB VS=±16V, VCM=(V-)+0.3 to (V+)-1.5V, Full 7
Open-loop voltage gain AOL 100 130 dB RL=10KΩ, Vo=(V-)+0.4V to (V+)-0.4V, 25C 7
Open-loop voltage gain AOL 90 dB RL=10KΩ, Vo=(V-)+0.4V to (V+)-0.4V, Full 7
Output swing from rail (high) VOH 15.8 V VS=±16V, RL=10KΩ, 25C 7
Output swing from rail (low) VOL -15.7 V 25C 7
Short-circuit current ISC 15 20 mA VS=±2.5V, Vo=0V, 25C 7
Short-circuit current ISC 60 80 mA VS=±16V, Vo=0V, 25C 7
Capacitive load drive CLOAD 1 nF 7
Open-loop output impedance Ro 120 Ω f=1MH, Io=0mA 7
Slew rate SR 1 V/us VS=±2.5V, G=+1, CL=100pF, 25C 7
Gain-bandwidth product GBW 2 MHz VS=±2.5V, 25C 7
Settling time, 0.1% ts 6.6 us VS=±2.5V, G=+1, CL=100pF, Step=2V, 25C 7
Overload recovery time tOR 1.6 us VIN·Gain≥VS, G=-10, 25C 7
Input voltage noise (0.1 Hz to 10 Hz) En 0.6 uVpp f = 0.1Hz to 10Hz, VS=±2.5V, 25C 7
Input voltage noise density en 30 nV/√Hz f = 1KHz, 25C 7
Input voltage noise density en 14 nV/√Hz f = 10KHz, 25C 7
Package thermal impedance, SOIC-8(SOP8) θJA 110.88 °C/W SOIC-8(SOP8), per JESD-51 6

CAD (KiCad official)

  • Symbol: RS8652XK
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: rs8652xk-etched.step / rs8652xk-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); rs8652xk.step / rs8652xk.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (14 pp, sha256 89bebd5f8b9021ff, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF