Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AD822ANZ

Analog Devices · Operational Amplifier · PDIP-8

AD822ANZ from Analog Devices, in a PDIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of amplifier 1, which swings to within 10 mV of each supply rail and can source or sink at least 15 mA.
2 -IN1 input Inverting input of amplifier 1, whose input voltage range extends below the negative rail so it can accept signals below ground in single-supply operation.
3 +IN1 input Non-inverting input of amplifier 1, whose input voltage range extends below the negative rail so it can accept signals below ground in single-supply operation.
4 V- power_in Negative supply pin; the device operates from dual supplies of ±2.5 V to ±15 V or a single supply of 5 V to 30 V.
5 +IN2 input Non-inverting input of amplifier 2, whose input voltage range extends below the negative rail so it can accept signals below ground in single-supply operation.
6 -IN2 input Inverting input of amplifier 2, whose input voltage range extends below the negative rail so it can accept signals below ground in single-supply operation.
7 OUT2 output Output of amplifier 2, which swings to within 10 mV of each supply rail and can source or sink at least 15 mA.
8 V+ power_in Positive supply pin; the device operates from a single supply of 5 V to 30 V or dual supplies of ±2.5 V to ±15 V.

Key specifications

Parameter Value
Manufacturer Analog Devices
Package PDIP-8
Category Operational Amplifier/Comparator
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Initial Offset (5 V single supply) 0.1 0.8 mV VS = 0 V, 5 V; TA = 25°C; VCM = 0 V; VOUT = 0.2 V 4
Maximum Offset Over Temperature (5 V single supply) 0.5 1.2 mV VS = 0 V, 5 V; VCM = 0 V; VOUT = 0.2 V 4
Input Bias Current (5 V single supply) 2 25 pA VCM = 0 V to 4 V 4
Input Bias Current At TMAX (5 V single supply) 0.5 5 nA At TMAX 4
Input Offset Current (5 V single supply) 2 20 pA 4
Open-Loop Gain, RL = 100 kΩ (5 V single supply) 500 1000 V/mV VOUT = 0.2 V to 4 V; RL = 100 kΩ 4
Open-Loop Gain, RL = 10 kΩ (5 V single supply) 80 150 V/mV VOUT = 0.2 V to 4 V; RL = 10 kΩ 4
Open-Loop Gain, RL = 1 kΩ (5 V single supply) 15 30 V/mV VOUT = 0.2 V to 4 V; RL = 1 kΩ 4
Input Voltage Range (5 V single supply) -0.2 4 V TMIN to TMAX; functional specification 5
Common-Mode Rejection Ratio (5 V single supply) CMRR 66 80 dB VCM = 0 V to 2 V 5
Operating Output Current (5 V single supply) 15 mA 5
Quiescent Current (5 V single supply) 1.24 1.6 mA TMIN to TMAX 5
Power Supply Rejection (5 V single supply) PSRR 66 80 dB V+ = 5 V to 15 V 5
Initial Offset (±5 V) 0.1 0.8 mV VS = ±5 V; TA = 25°C; VCM = 0 V; VOUT = 0 V 6
Maximum Offset Over Temperature (±5 V) 0.5 1.5 mV VS = ±5 V; VCM = 0 V; VOUT = 0 V 6
Input Bias Current (±5 V) 2 25 pA VCM = −5 V to +4 V 6
Input Bias Current At TMAX (±5 V) 0.5 5 nA At TMAX 6
Input Offset Current (±5 V) 2 20 pA 6
Open-Loop Gain, RL = 100 kΩ (±5 V) 400 1000 V/mV VOUT = −4 V to +4 V; RL = 100 kΩ 6
Open-Loop Gain, RL = 10 kΩ (±5 V) 80 150 V/mV VOUT = −4 V to +4 V; RL = 10 kΩ 6
Open-Loop Gain, RL = 1 kΩ (±5 V) 20 30 V/mV VOUT = −4 V to +4 V; RL = 1 kΩ 6
Input Voltage Range (±5 V) -5.2 4 V TMIN to TMAX; functional specification 6
Common-Mode Rejection Ratio (±5 V) CMRR 66 80 dB VCM = −5 V to +2 V 6
Operating Output Current (±5 V) 15 mA 7
Quiescent Current (±5 V) 1.3 1.6 mA TMIN to TMAX 7
Power Supply Rejection (±5 V) PSRR 66 80 dB VSY = ±5 V to ±15 V 7
Initial Offset (±15 V) 0.4 2 mV VS = ±15 V; TA = 25°C; VCM = 0 V; VOUT = 0 V 8
Maximum Offset Over Temperature (±15 V) 0.5 3 mV VS = ±15 V; VCM = 0 V; VOUT = 0 V 8
Input Bias Current (±15 V) 2 25 pA VCM = 0 V 8
Input Bias Current At TMAX (±15 V) 0.5 5 nA VCM = 0 V; At TMAX 8
Input Offset Current (±15 V) 2 20 pA 8
Open-Loop Gain, RL = 100 kΩ (±15 V) 500 2000 V/mV VOUT = −10 V to +10 V; RL = 100 kΩ 8
Open-Loop Gain, RL = 10 kΩ (±15 V) 100 500 V/mV VOUT = −10 V to +10 V; RL = 10 kΩ 8
Open-Loop Gain, RL = 1 kΩ (±15 V) 30 45 V/mV VOUT = −10 V to +10 V; RL = 1 kΩ 8
Input Voltage Range (±15 V) -15.2 14 V TMIN to TMAX; functional specification 8
Common-Mode Rejection Ratio (±15 V) CMRR 70 80 dB VCM = −15 V to +12 V 8
Operating Output Current (±15 V) 20 mA 9
Quiescent Current (±15 V) 1.4 1.8 mA TMIN to TMAX 9
Power Supply Rejection (±15 V) PSRR 70 80 dB VSY = ±5 V to ±15 V 9
Output Saturation Voltage, VOL − VEE VOL − VEE 5 7 mV ISINK = 20 µA; identical in all supply tables 5
Output Saturation Voltage, VCC − VOH VCC − VOH 10 14 mV ISOURCE = 20 µA; identical in all supply tables 5
Output Saturation Voltage, VOL − VEE VOL − VEE 40 55 mV ISINK = 2 mA; identical in all supply tables 5
Output Saturation Voltage, VCC − VOH VCC − VOH 80 110 mV ISOURCE = 2 mA; identical in all supply tables 5
Output Saturation Voltage, VOL − VEE VOL − VEE 300 500 mV ISINK = 15 mA; identical in all supply tables 5
Output Saturation Voltage, VCC − VOH VCC − VOH 800 1500 mV ISOURCE = 15 mA; identical in all supply tables 5
Supply Voltage -18 18 V Printed as ±18 V 10
Differential Input Voltage -30 30 V Printed as ±30 V 10
Storage Temperature Range (N package) -65 125 °C N (PDIP) package 10
Operating Temperature Range (A Grade) -40 85 °C A Grade and B Grade 10
Lead Temperature 260 °C Soldering, 60 sec 10
Maximum Safe Junction Temperature (plastic package) 145 °C Plastic packages 10
Thermal Resistance, junction to ambient (8-lead PDIP N) θJA 90 °C/W Worst case, device soldered in circuit board; single value as printed for PDIP (N) 10

CAD (KiCad official)

  • Symbol: AD822ANZ
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: PDIP-8 (KiCad packages3D, STEP)
  • 3D model files: ad822anz-etched.step / ad822anz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ad822anz.step / ad822anz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices datasheet (24 pp, sha256 7e8b422af3a5808c, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF