Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LVC07AQPWRG4Q1

Texas Instruments · Buffers, Drivers, Receivers, Transceivers · TSSOP-14

SN74LVC07AQPWRG4Q1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1A input Buffer 1 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
2 1Y output Buffer 1 open-drain output; follows input 1A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
3 2A input Buffer 2 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
4 2Y output Buffer 2 open-drain output; follows input 2A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
5 3A input Buffer 3 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
6 3Y output Buffer 3 open-drain output; follows input 3A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
7 GND power_in Ground reference supply pin for the device.
8 4Y output Buffer 4 open-drain output; follows input 4A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
9 4A input Buffer 4 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
10 5Y output Buffer 5 open-drain output; follows input 5A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
11 5A input Buffer 5 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
12 6Y output Buffer 6 open-drain output; follows input 6A (H->H, L->L), maximum sink current 24 mA, requires external pull-up, output voltage range 0 to 5.5 V.
13 6A input Buffer 6 input; accepts input voltages up to 5.5 V regardless of VCC, allowing use as a level translator.
14 VCC power_in Positive supply voltage input; device operates from 1.65 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

CAD (KiCad official)

  • Symbol: SN74LVC07AQPWRG4Q1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)
  • 3D model files: sn74lvc07aqpwrg4q1-etched.step / sn74lvc07aqpwrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sn74lvc07aqpwrg4q1.step / sn74lvc07aqpwrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (16 pp, sha256 886af76b83dd4b92, retrieved 2026-09-24, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-5 (text+vision), consensus claude-opus-4-8 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF