component
PJ9500M36SQ
Public Made by Adomby adom
PJSEMI Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownPJ9500M36SQ
PJSEMI · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89
PJ9500M36SQ from PJSEMI, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the regulator; the datasheet says output capacitor should be placed as close as possible to the OUT and GND pins. |
| 2 | VIN | power_in | Input supply with a 1.8 V to 6 V operating range; absolute maximum VIN to GND is -0.3 V to 6 V, and a 1 µF input capacitor is recommended close to the pin. |
| 3 | VOUT | power_out | Regulated output rated for up to 500 mA, with absolute maximum VOUT to VIN of -0.3 V to 5 V and a recommended output capacitor of 1 µF to 10 µF. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | PJSEMI |
| Package | SOT-89 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 1.8 | 6 | V | 7 | ||
| Output Voltage Accuracy | ΔVOUT | -2 | 2 | % | VIN=5V, IOUT=10mA | 7 | |
| Line Regulation | ΔVLINE | 1 | 3 | mV | VIN=(VOUT+2V)~7V, IOUT=1mA | 7 | |
| Load Regulation | ΔVLOAD | 0.1 | 0.2 | mV/mA | VOUT=4V, IOUT=1~200mA | 7 | |
| Short Circuit Current | ISHORT | 120 | 150 | mA | VEN=VIN, VOUT short to GND | 7 | |
| EN Input Threshold Logic Low | VIL | 0.9 | V | 7 | |||
| EN Input Threshold Logic High | VIH | 1.2 | V | 7 | |||
| Supply Voltage (recommended) | 1.8 | 6 | V | 6 | |||
| Maximum Output Current (recommended) | 500 | mA | 6 | ||||
| Operating Ambient Temperature (recommended) | -40 | 125 | °C | 6 | |||
| VIN, VEN to GND Voltage (VIN) | VIN | -0.3 | 6 | V | 6 | ||
| VEN to GND Voltage | VEN | -0.3 | 6 | V | 6 | ||
| VOUT to VIN Voltage | -0.3 | 5 | V | 6 | |||
| Maximum Load Current | 500 | mA | 6 | ||||
| Power Dissipation SOT-89 | 400 | mW | SOT-89 package | 6 | |||
| Thermal Resistance, Junction-to-Ambient SOT-89 | 250 | °C/W | SOT-89 package | 6 | |||
| Operating Ambient Temperature (absolute maximum table) | -40 | 125 | °C | 6 | |||
| Storage Temperature Range | -40 | 150 | °C | 6 | |||
| Lead Temperature | 300 | °C | 10 S | 6 | |||
| ESD Voltage (HBM) | 4 | KV | HBM | 6 | |||
| ESD Voltage (CDM) | 200 | V | CDM | 6 |
CAD (KiCad official)
- Symbol:
PJ9500M36SQ - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89 (KiCad packages3D, STEP)
- 3D model files:
pj9500m36sq-etched.step/pj9500m36sq-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);pj9500m36sq.step/pj9500m36sq.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: PJSEMI datasheet (16 pp, sha256
d7709c00ce45adff, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).