Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS1101D

Texas Instruments · MOSFETs · SOIC-8

TPS1101D from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SOURCE passive Source terminal; per Note A, all source terminals must be connected together in every application.
2 SOURCE passive Source terminal; per Note A, all source terminals must be connected together in every application.
3 SOURCE passive Source terminal; per Note A, all source terminals must be connected together in every application.
4 GATE input Gate control input with a maximum threshold VGS(th) of -1.5 V and a reverse gate current IGSS of ±100 nA at VGS = -12 V.
5 DRAIN passive Drain terminal; per Note A, all drain terminals must be connected together, with a drain-to-source voltage rating of -15 V.
6 DRAIN passive Drain terminal; per Note A, all drain terminals must be connected together, with a drain-to-source voltage rating of -15 V.
7 DRAIN passive Drain terminal; per Note A, all drain terminals must be connected together, with a drain-to-source voltage rating of -15 V.
8 DRAIN passive Drain terminal; per Note A, all drain terminals must be connected together, with a drain-to-source voltage rating of -15 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: TPS1101D
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: tps1101d-etched.step / tps1101d-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tps1101d.step / tps1101d.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (15 pp, sha256 0bb592fda3f9cfb1, retrieved 2026-10-08, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF