component
74AHC04PW
Public Made by Adomby adom
Nexperia Logic ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdown74AHC04PW
Nexperia · Logic ICs · TSSOP-14
74AHC04PW from Nexperia, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input of inverter 1; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 2 | 1Y | output | Data output of inverter 1; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 3 | 2A | input | Data input of inverter 2; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 4 | 2Y | output | Data output of inverter 2; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 5 | 3A | input | Data input of inverter 3; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 6 | 3Y | output | Data output of inverter 3; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 7 | GND | power_in | Ground (0 V) reference for all voltages; ground current limited to -75 mA. |
| 8 | 4Y | output | Data output of inverter 4; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 9 | 4A | input | Data input of inverter 4; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 10 | 5Y | output | Data output of inverter 5; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 11 | 5A | input | Data input of inverter 5; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 12 | 6Y | output | Data output of inverter 6; output voltage 0 V to VCC and output current limited to -25 mA to +25 mA. |
| 13 | 6A | input | Data input of inverter 6; recommended input voltage 0 V to 5.5 V, absolute maximum range -0.5 V to +7.0 V. |
| 14 | VCC | power_in | Supply voltage: 2.0 V to 5.5 V for 74AHC04 and 4.5 V to 5.5 V for 74AHCT04, absolute maximum 7.0 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Nexperia |
| Package | TSSOP-14 |
| Category | Logic ICs |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage | VCC | 2 | 5 | 5.5 | V | 4 | |
| Input voltage | VI | 0 | 5.5 | V | 4 | ||
| Output voltage | VO | 0 | V | max VCC | 4 | ||
| Ambient temperature | Tamb | -40 | 25 | 125 | °C | 4 | |
| Input transition rise and fall rate | Δt/ΔV | 100 | ns/V | VCC = 3.3 V ± 0.3 V | 4 | ||
| Input transition rise and fall rate | Δt/ΔV | 20 | ns/V | VCC = 5.0 V ± 0.5 V | 4 | ||
| Supply voltage | VCC | -0.5 | 7 | V | 4 | ||
| Input voltage | VI | -0.5 | 7 | V | 4 | ||
| Input clamping current | IIK | -20 | mA | VI < -0.5 V | 4 | ||
| Output clamping current | IOK | -20 | 20 | mA | VO < -0.5 V or VO > VCC + 0.5 V | 4 | |
| Output current | IO | -25 | 25 | mA | VO = -0.5 V to (VCC + 0.5 V) | 4 | |
| Supply current | ICC | 75 | mA | 4 | |||
| Ground current | IGND | -75 | mA | 4 | |||
| Storage temperature | Tstg | -65 | 150 | °C | 4 | ||
| Total power dissipation | Ptot | 500 | mW | Tamb = -40 °C to +125 °C | 4 | ||
| HIGH-level input voltage | VIH | 1.5 | V | VCC = 2.0 V | 5 | ||
| HIGH-level input voltage | VIH | 2.1 | V | VCC = 3.0 V | 5 | ||
| HIGH-level input voltage | VIH | 3.85 | V | VCC = 5.5 V | 5 | ||
| LOW-level input voltage | VIL | 0.5 | V | VCC = 2.0 V | 5 | ||
| LOW-level input voltage | VIL | 0.9 | V | VCC = 3.0 V | 5 | ||
| LOW-level input voltage | VIL | 1.65 | V | VCC = 5.5 V | 5 | ||
| HIGH-level output voltage | VOH | 1.9 | 2 | V | VI = VIH or VIL; IO = -50 μA; VCC = 2.0 V | 5 | |
| HIGH-level output voltage | VOH | 2.9 | 3 | V | VI = VIH or VIL; IO = -50 μA; VCC = 3.0 V | 5 | |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | VI = VIH or VIL; IO = -50 μA; VCC = 4.5 V | 5 | |
| HIGH-level output voltage | VOH | 2.4 | V | VI = VIH or VIL; IO = -4.0 mA; VCC = 3.0 V | 5 | ||
| HIGH-level output voltage | VOH | 3.7 | V | VI = VIH or VIL; IO = -8.0 mA; VCC = 4.5 V | 5 | ||
| LOW-level output voltage | VOL | 0 | 0.1 | V | VI = VIH or VIL; IO = 50 μA; VCC = 2.0 V | 5 | |
| LOW-level output voltage | VOL | 0.55 | V | VI = VIH or VIL; IO = 4.0 mA; VCC = 3.0 V | 5 | ||
| Input leakage current | II | 2 | μA | VI = 5.5 V or GND; VCC = 0 V to 5.5 V | 5 | ||
| Supply current | ICC | 40 | μA | VI = VCC or GND; IO = 0 A; VCC = 5.5 V | 5 | ||
| Input capacitance | CI | 3 | 10 | pF | VI = VCC or GND | 5 | |
| Propagation delay | tpd | 1 | 4 | 11 | ns | nA to nY; see Fig. 4; VCC = 3.0 V to 3.6 V; CL = 15 pF | 7 |
| Propagation delay | tpd | 1 | 6 | 14.5 | ns | nA to nY; see Fig. 4; VCC = 3.0 V to 3.6 V; CL = 50 pF | 7 |
| Propagation delay | tpd | 1 | 3 | 7 | ns | nA to nY; see Fig. 4; VCC = 4.5 V to 5.5 V; CL = 15 pF | 7 |
| Propagation delay | tpd | 1 | 4.5 | 9.5 | ns | nA to nY; see Fig. 4; VCC = 4.5 V to 5.5 V; CL = 50 pF | 7 |
| Power dissipation capacitance | CPD | 13.5 | pF | fi = 1 MHz; VI = GND to VCC | 7 | ||
| Total power dissipation derating | Ptot | 7.3 | mW/K | SOT402-1 (TSSOP14); derates linearly above 81 °C | 4 |
CAD (KiCad official)
- Symbol:
74AHC04PW - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
74ahc04pw-etched.step/74ahc04pw-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);74ahc04pw.step/74ahc04pw.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Nexperia datasheet (14 pp, sha256
5760e238f9928e10, retrieved 2026-10-17, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).