component

LP87702KRHBRQ1

Public Made by Adom

by adom

Texas Instruments Power Management - Specialized, VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)lp87702krhbrq1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP87702KRHBRQ1

Texas Instruments · Power Management - Specialized · VQFN-32-EP(5x5)

LP87702KRHBRQ1 from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 nINT output Open-drain interrupt output that is active LOW.
2 FB_B0 passive Output voltage feedback input for Buck0.
3 FB_B1 passive Output voltage feedback input for Buck1.
4 AGND power_in Ground pin.
5 VANA power_in Supply voltage for analog and digital blocks; must be connected to the same node as VIN_Bx.
6 WD_RESET output Reset output from the window watchdog.
7 WDI input Digital input signal for the window watchdog.
8 VOUT_BST power_out Boost output; acts as the bypass switch output when this mode is selected.
9 SW_BST power_in Boost input; acts as the bypass switch input when this mode is selected.
10 PGND_BST power_in Power ground for the boost converter.
11 NRST input Reset signal for the device.
12 GPO0 output General purpose digital output 0.
13 VIN_B1 power_in Input for Buck1; VIN_Bx pins are not connected together internally and must be connected together in the application and locally bypassed.
14 VIN_B1 power_in Input for Buck1; VIN_Bx pins are not connected together internally and must be connected together in the application and locally bypassed.
15 SW_B1 power_out Buck1 switch node.
16 SW_B1 power_out Buck1 switch node.
17 PGND_B1 power_in Power ground for Buck1.
18 PGND_B1 power_in Power ground for Buck1.
19 EN1 input Programmable Enable 1 signal.
20 SCL input Serial interface clock input for I2C access; requires a pullup resistor and is programmable to the enable 2 signal.
21 SDA bidirectional Serial interface data input and output for I2C access; requires a pullup resistor and is programmable to the enable 3 signal.
22 CLKIN bidirectional External clock input; alternative functions are general purpose digital output 2 (GPO2) and watchdog disable (WD_DIS).
23 PGND_B0 power_in Power ground for Buck0.
24 PGND_B0 power_in Power ground for Buck0.
25 SW_B0 power_out Buck0 switch node.
26 SW_B0 power_out Buck0 switch node.
27 VIN_B0 power_in Input for Buck0; VIN_Bx pins are not connected together internally and must be connected together in the application and locally bypassed.
28 VIN_B0 power_in Input for Buck0; VIN_Bx pins are not connected together internally and must be connected together in the application and locally bypassed.
29 PG0 output Programmable power-good indication signal.
30 VMON1 input Voltage monitoring input 1.
31 VMON2 input Voltage monitoring input 2.
32 PG1 (GPO1) output Programmable power-good indication signal; alternative function is general purpose digital output 1 (GPO1).
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category Power Management (PMIC)
Pins 33

CAD (KiCad official)

  • Symbol: LP87702KRHBRQ1
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: lp87702krhbrq1-etched.step / lp87702krhbrq1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lp87702krhbrq1.step / lp87702krhbrq1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (104 pp, sha256 a32145c3bf34c187, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF