component
IBSP3032ADJST5AR00
Public Made by Adomby adom
Inbisen Linear Voltage Regulators (LDO), SOT23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownIBSP3032ADJST5AR00
Inbisen · Linear Voltage Regulators (LDO) · SOT23-5
IBSP3032ADJST5AR00 from Inbisen, in a SOT23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Regulator input supply for 2.7 V to 20 V operation, to be bypassed to GND with a 2.2 uF or larger capacitor. |
| 2 | GND | power_in | Ground. |
| 3 | NC | unconnected | No connect (empty pin); this SOT23-5② variant has no EN pin and the regulator is always enabled. |
| 4 | ADJ | input | Sense input connected to the load, with an external resistor divider setting the output voltage (1.2 V reference, recommended R2 below 200 kΩ), rated -0.3 V to +5.5 V. |
| 5 | OUT | power_out | Regulator output voltage, to be bypassed to GND with a 2.2 uF or larger capacitor, delivering up to 300 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Inbisen |
| Package | SOT23-5 |
| Category | Power Supply Chip |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input voltage range | VIN | 2.7 | 20 | V | 2 | ||
| Output voltage accuracy | VOUT | -1 | 1 | % | VIN=(VOUT+1V) or 2.7V, VOUT=5V, IOUT=10mA, TA=25C | 2 | |
| VIN absolute maximum | VIN to GND | -20 | 20 | V | 11 | ||
| VOUT absolute maximum | VOUT to GND | -0.3 | V | max is VIN | 11 | ||
| EN absolute maximum | EN to GND | -0.3 | V | max is VIN | 11 | ||
| ADJ absolute maximum | ADJ to GND | -0.3 | 5.5 | V | 11 | ||
| Storage temperature range | -65 | 150 | °C | 11 | |||
| Junction temperature | TJ | 150 | °C | 11 | |||
| Operating ambient temperature range | TA | -40 | 125 | °C | 11 | ||
| Operating temperature range | -40 | 125 | °C | ordering table | 13 | ||
| Thermal resistance junction-ambient SOT23-5 | θJA | 182 | ℃/W | SOT23-5 | 12 | ||
| Thermal resistance junction-case SOT23-5 | θJC | 70 | ℃/W | SOT23-5 | 12 | ||
| Ground current | IGND | 40 | uA | IOUT = 0uA | 2 | ||
| Ground current | IGND | 140 | uA | IOUT = 10mA | 2 | ||
| Ground current | IGND | 1 | mA | IOUT = 300mA | 2 | ||
| Shutdown current | IGND-SD | 1.2 | uA | EN=GND | 2 | ||
| Line regulation | ΔVOUT/ΔVIN | 0.002 | %/V | VIN =(VOUT+1V) to 20V | 2 | ||
| Load regulation | ΔVOUT/ΔIOUT | 0.002 | %/mA | IOUT = 100uA to 300mA | 2 | ||
| Dropout voltage | VDROPOUT | 67 | mV | IOUT = 50mA | 2 | ||
| Dropout voltage | VDROPOUT | 203 | mV | IOUT = 150mA | 2 | ||
| Dropout voltage | VDROPOUT | 450 | mV | IOUT = 300mA | 2 | ||
| Start-up time | tSTART-UP | 380 | us | 2 | |||
| Current limit threshold | ILIMIT | 480 | mA | 3 | |||
| Thermal shutdown threshold | TSSD | 150 | ℃ | TJ rising | 3 | ||
| Thermal shutdown hysteresis | TSSD-HYS | 15 | ℃ | 3 | |||
| UVLO rising threshold | UVLORISE | 2.5 | V | input rising | 3 | ||
| UVLO falling threshold | UVLOFALL | 2.2 | V | input falling | 3 | ||
| UVLO hysteresis | UVLOHTS | 300 | mV | 3 | |||
| EN high threshold | ENHIGH | 1.2 | V | 2.7V ≤ VIN ≤ 20V | 3 | ||
| EN low threshold | ENLOW | 1.1 | V | 2.7V ≤ VIN ≤ 20V | 3 | ||
| EN logic hysteresis | ENHYS | 100 | mV | 2.7V ≤ VIN ≤ 20V | 3 | ||
| EN delay time | tEN-DLY | 80 | us | EN from 0V rising to VIN is 0.1×VOUT | 3 | ||
| Output noise | OUTNOISE | 10 | uVrms | 10Hz to 100kHz | 3 | ||
| PSRR | PSRR | 58 | dB | 1MHz, VIN = 7V, VOUT = 5V | 3 | ||
| PSRR | PSRR | 62 | dB | 100kHz, VIN = 7V, VOUT = 5V | 3 | ||
| PSRR | PSRR | 91 | dB | 10kHz, VIN = 7V, VOUT = 5V | 3 | ||
| PSRR | PSRR | 105 | dB | 10Hz, VIN = 7V, VOUT = 5V | 3 |
CAD (KiCad official)
- Symbol:
IBSP3032ADJST5AR00 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT23-5 (KiCad packages3D, STEP)
- 3D model files:
ibsp3032adjst5ar00-etched.step/ibsp3032adjst5ar00-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ibsp3032adjst5ar00.step/ibsp3032adjst5ar00.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Inbisen datasheet (16 pp, sha256
75616965beb23546, retrieved 2026-10-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).