component
TPS3840PL43DBVR
Public Made by Adomby adom
Texas Instruments Supervisor And Reset ICs, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTPS3840PL43DBVR
Texas Instruments · Supervisor And Reset ICs · SOT-23-5
TPS3840PL43DBVR from Texas Instruments, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | RESET | output | Low-active output reset signal; asserted to logic low when MR pin is pulled below VMR_L or VDD falls below VIT- (4.3V for this variant); released to logic high after reset delay time (tD) expires when MR is floating or above VMR_H and VDD exceeds VIT+ plus hysteresis. |
| 2 | VDD | power_in | Input power supply voltage (1.5V to 10V operating range); internal circuitry monitors this pin for voltage level detection against fixed threshold (VIT- = 4.3V) with built-in hysteresis. |
| 3 | GND | power_in | Ground connection; reference for internal biasing and output stages. |
| 4 | MR | input | Manual reset input; pulling below VMR_L (600mV typical) asserts reset output; floating or above VMR_H (0.7×VDD) releases output after reset delay (tD); may be left floating when manual reset functionality is not required; internal 100kΩ pull-up to VDD. |
| 5 | CT | passive | Capacitor timing connection for programming reset delay time; external capacitor sets delay from 50µs minimum (floating pin) to 6.2 seconds maximum (10µF); leave floating for minimum fixed delay; CT pin internal resistance 350kΩ to 650kΩ. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOT-23-5 |
| Category | Power Management (PMIC) |
| Pins | 5 |
CAD (KiCad official)
- Symbol:
TPS3840PL43DBVR - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
- 3D model files:
tps3840pl43dbvr-etched.step/tps3840pl43dbvr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tps3840pl43dbvr.step/tps3840pl43dbvr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (50 pp, sha256
f1b5f7713745f4db, retrieved 2026-09-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).