Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TLC7226IDWR

Texas Instruments · Digital To Analog Converters (DACs) · SOIC-20-300mil

TLC7226IDWR from Texas Instruments, in a SOIC-20-300mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTB output Analog output of DAC channel B, capable of sourcing up to 5 mA output current.
2 OUTA output Analog output of DAC channel A, capable of sourcing up to 5 mA output current.
3 VSS power_in Negative supply voltage input, range −5.5 to 0 V, must be tied to the most negative supply voltage applied to device.
4 REF input Voltage reference input determining full-scale analog output, operating range 0 to VDD−4 V.
5 AGND power_in Analog ground terminal serving as reference and return for analog signals and supply.
6 DGND power_in Digital ground terminal serving as reference and return for digital signals and supply.
7 DB7 input Most significant bit (MSB) of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
8 DB6 input Bit 6 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
9 DB5 input Bit 5 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
10 DB4 input Bit 4 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
11 DB3 input Bit 3 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
12 DB2 input Bit 2 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
13 DB1 input Bit 1 of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
14 DB0 input Least significant bit (LSB) of 8-bit digital data input bus, TTL/CMOS compatible, VIH ≥ 2 V.
15 WR input Write input; latches data on rising edge while low level makes selected latch transparent, VIH ≥ 2 V.
16 A1 input Address input bit 1; combined with A0 selects which DAC (A, B, C, or D) receives data, VIH ≥ 2 V.
17 A0 input Address input bit 0; combined with A1 selects which DAC (A, B, C, or D) receives data, VIH ≥ 2 V.
18 VDD power_in Positive supply voltage input, recommended range 11.4 to 16.5 V for dual supply operation.
19 OUTD output Analog output of DAC channel D, capable of sourcing up to 5 mA output current.
20 OUTC output Analog output of DAC channel C, capable of sourcing up to 5 mA output current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-20-300mil
Category ADC/DAC/Data Conversion
Pins 20

CAD (KiCad official)

  • Symbol: TLC7226IDWR
  • Footprint: Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm
  • 3D model: SOIC-20-300mil (KiCad packages3D, STEP)
  • 3D model files: tlc7226idwr-etched.step / tlc7226idwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); tlc7226idwr.step / tlc7226idwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 26392771d67ba773, retrieved 2026-10-06, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF