component

LMH1219RTWR

Public Made by Adom

by adom

Texas Instruments Video Interface ICs, WQFN-24-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacelmh1219rtwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LMH1219RTWR

Texas Instruments · Video Interface ICs · WQFN-24-EP(4x4)

LMH1219RTWR from Texas Instruments, in a WQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN0+ input 75-Ω single-ended complementary input for adaptive cable equalizer with internal termination and return loss compensation network; requires external 4.7-µF AC coupling capacitor.
2 IN0- input 75-Ω complementary input for adaptive cable equalizer with internal termination to internal common mode voltage; requires external 4.7-µF AC coupling capacitor.
3 VSS power_in Ground reference.
4 IN1+ input Differential complementary input with internal 100-Ω termination for PCB trace signals; requires external 4.7-µF AC coupling capacitor.
5 IN1- input Differential complementary input with internal 100-Ω termination for PCB trace signals; requires external 4.7-µF AC coupling capacitor.
6 MODE_SEL input 4-level control pin to select SPI (float) or SMBus (1 kΩ to VSS) serial interface mode; setting is read at power-up.
7 SS_N_ADDR0 input Functions as SPI Slave Select active-low LVCMOS input or as 4-level SMBus address strap read at power-up.
8 IN_OUT_SEL input 4-level control pin selecting signal flow from IN0 or IN1 inputs to outputs; overridable by register control.
9 VSS power_in Ground reference.
10 MOSI_SDA bidirectional Functions as SPI master-output-slave-input LVCMOS input or as SMBus open-drain bidirectional data line (SDA) requiring 2-5 kΩ external pull-up to 3.6 V.
11 VOD_DE input 4-level control pin selecting output driver amplitude and de-emphasis level for OUT0 and OUT1 outputs; overridable by register control.
12 LOCK_N tri_state 3.3 V tolerant open-drain active-low output indicating reclocker lock status, carrier detect, or interrupts; requires 2-5 kΩ external pull-up resistor to logic supply.
13 VDD_CDR power_in 2.5 V ± 5% power supply for reclocker circuitry.
14 OUT1- output Differential complementary analog output with 100-Ω internal termination; requires external 4.7-µF AC coupling capacitor.
15 OUT1+ output Differential analog output with 100-Ω internal termination; requires external 4.7-µF AC coupling capacitor.
16 VSS power_in Ground reference.
17 OUT0- output Differential complementary analog output with 100-Ω internal termination; requires external 4.7-µF AC coupling capacitor.
18 OUT0+ output Differential analog output with 100-Ω internal termination; requires external 4.7-µF AC coupling capacitor.
19 OUT_CTRL input 4-level control pin selecting output signal flow (raw data, recovered data, clock, or equalized data); overridable by register control.
20 MISO_ADDR1 tri_state Functions as SPI master-input-slave-output LVCMOS tristatable output or as 4-level SMBus address strap read at power-up.
21 SCK_SCL input Functions as SPI serial clock input LVCMOS or as SMBus open-drain clock input tolerant to 3.3 V; requires 2-5 kΩ external pull-up resistor.
22 VDDIO power_in 2.5 V ± 5% power supply for LVCMOS I/O and 4-level input logic.
23 VDD_LDO bidirectional Output of internal 1.8 V LDO regulator when VIN = 2.5 V (requires 1-µF and 0.1-µF bypass capacitors), or input when VIN = 1.8 V for lower power dual-supply operation.
24 VIN power_in Power supply input accepting 2.5 V ± 5% (with internal LDO generating VDD_LDO) or 1.8 V ± 5% (dual-supply mode).
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WQFN-24-EP(4x4)
Category Interface
Pins 25

CAD (KiCad official)

  • Symbol: LMH1219RTWR
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: WQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: lmh1219rtwr-etched.step / lmh1219rtwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); lmh1219rtwr.step / lmh1219rtwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (58 pp, sha256 a85c764d93e9de34, retrieved 2026-09-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF