component
TM74HC595C
Public Made by Adomby adom
TM(Shenzhen Titan Micro Elec) Shift Registers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownTM74HC595C
TM(Shenzhen Titan Micro Elec) · Shift Registers · SOP-16
TM74HC595C from TM(Shenzhen Titan Micro Elec), in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | QB | tri_state | Three-state parallel output QB of the storage register, high-impedance when OE is high. |
| 2 | QC | tri_state | Three-state parallel output QC of the storage register, high-impedance when OE is high. |
| 3 | QD | tri_state | Three-state parallel output QD of the storage register, high-impedance when OE is high. |
| 4 | QE | tri_state | Three-state parallel output QE of the storage register, high-impedance when OE is high. |
| 5 | QF | tri_state | Three-state parallel output QF of the storage register, high-impedance when OE is high. |
| 6 | QG | tri_state | Three-state parallel output QG of the storage register, high-impedance when OE is high. |
| 7 | QH | tri_state | Three-state parallel output QH of the storage register, high-impedance when OE is high. |
| 8 | GND | power_in | Power supply negative terminal (ground). |
| 9 | SQH | output | Serial data output used to cascade the next-stage chip, with VOH of 4.18V min at IO=-4.0mA and VCC=4.5V. |
| 10 | SCLR | input | Active-low shift register clear input; a low level clears the shift register. |
| 11 | SCK | input | Shift clock input; data is shifted into the shift register on the rising edge. |
| 12 | RCK | input | Storage register clock input; the rising edge latches the shift register contents into the output storage register. |
| 13 | OE | input | Active-low output enable; high puts QA-QH in high impedance and low enables the outputs. |
| 14 | SI | input | Serial data input to the shift register. |
| 15 | QA | tri_state | Three-state parallel output QA of the storage register, high-impedance when OE is high. |
| 16 | VCC | power_in | Power supply positive terminal, 2.0V to 5.5V DC supply voltage. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | TM(Shenzhen Titan Micro Elec) |
| Package | SOP-16 |
| Category | Logic |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| DC supply voltage | VCC | 2 | 5.5 | V | 3 | ||
| DC input voltage | VIN | 0 | 5.5 | V | 3 | ||
| DC output voltage | VOUT | 0 | V | max printed as VCC | 3 | ||
| Operating temperature | TA | -55 | 125 | ℃ | VCC=5V | 3 | |
| Input high voltage | VIH | 1.46 | V | VDD=2.0V, 25℃ | 3 | ||
| Input high voltage | VIH | 3.23 | V | VDD=4.5V, 25℃ | 3 | ||
| Input high voltage | VIH | 4.3 | V | VDD=6.0V, 25℃ | 3 | ||
| Input low voltage | VIL | 0.52 | V | VDD=2.0V, 25℃ | 3 | ||
| Input low voltage | VIL | 1.32 | V | VDD=4.5V, 25℃ | 3 | ||
| Input low voltage | VIL | 1.77 | V | VDD=6.0V, 25℃ | 3 | ||
| Output high voltage (SQH) | VOH | 1.9 | 2 | V | VDD=2.0V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (SQH) | VOH | 4.4 | 4.5 | V | VDD=4.5V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (SQH) | VOH | 5.9 | 6 | V | VDD=6.0V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (SQH) | VOH | 4.18 | 4.31 | V | VDD=4.5V, IO=-4.0mA, 25℃ | 3 | |
| Output high voltage (SQH) | VOH | 5.68 | 5.8 | V | VDD=6.0V, IO=-5.2mA, 25℃ | 3 | |
| Output high voltage (QA-QH) | VOH | 1.9 | 2 | V | VDD=2.0V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (QA-QH) | VOH | 4.4 | 4.5 | V | VDD=4.5V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (QA-QH) | VOH | 5.9 | 6 | V | VDD=6.0V, VI=VIH or VIL, IO=-20μA, 25℃ | 3 | |
| Output high voltage (QA-QH) | VOH | 4.18 | 4.31 | V | VDD=4.5V, IO=-6.0mA, 25℃ | 3 | |
| Output high voltage (QA-QH) | VOH | 5.68 | 5.8 | V | VDD=6.0V, IO=-7.8mA, 25℃ | 3 | |
| Output low voltage (SQH) | VOL | 0 | 0.1 | V | VDD=2.0V, VI=VIH or VIL, IO=20μA, 25℃ | 3 | |
| Output low voltage (SQH) | VOL | 0.17 | 0.26 | V | VDD=4.5V, IO=4.0mA, 25℃ | 3 | |
| Output low voltage (SQH) | VOL | 0.18 | 0.26 | V | VDD=6.0V, IO=5.2mA, 25℃ | 3 | |
| Output low voltage (QA-QH) | VOL | 0 | 0.1 | V | VDD=2.0V, VI=VIH or VIL, IO=20μA, 25℃ | 3 | |
| Output low voltage (QA-QH) | VOL | 0.17 | 0.26 | V | VDD=4.5V, IO=6.0mA, 25℃ | 3 | |
| Output low voltage (QA-QH) | VOL | 0.18 | 0.26 | V | VDD=6.0V, IO=7.8mA, 25℃ | 3 | |
| Quiescent current | ICC | 4 | μA | VDD=6.0V, VI=VCC or GND, 25℃ | 3 | ||
| Quiescent current | ICC | 40 | μA | VDD=6.0V, VI=VCC or GND, -40℃, 85℃ | 3 | ||
| Quiescent current | ICC | 80 | μA | VDD=6.0V, VI=VCC or GND, -55℃, 125℃ | 3 | ||
| SI to SCK setup time | tsu | 3.5 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SI to SCK setup time | tsu | 3 | ns | VDD=5.0, TA=25℃ | 4 | ||
| SCK to RCK setup time | tsu(H) | 8 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SCK to RCK setup time | tsu(H) | 5 | ns | VDD=5.0, TA=25℃ | 4 | ||
| SCLR to RCK setup time | tsu(L) | 9 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SCLR to RCK setup time | tsu(L) | 5 | ns | VDD=5.0, TA=25℃ | 4 | ||
| SI to SCK hold time | th | 1.5 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SI to SCK hold time | th | 2 | ns | VDD=5.0, TA=25℃ | 4 | ||
| SCLR to RCK hold time | th(L) | 0 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SCLR to SCK recovery time | trec | 3 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SCLR to SCK recovery time | trec | 2.5 | ns | VDD=5.0, TA=25℃ | 4 | ||
| SCK or RCK pulse width | tW | 5 | ns | VDD=3.3, TA=25℃ | 4 | ||
| SCLR pulse width | tW(L) | 5 | ns | VDD=3.3, TA=25℃ | 4 |
CAD (KiCad official)
- Symbol:
TM74HC595C - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
tm74hc595c-etched.step/tm74hc595c-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);tm74hc595c.step/tm74hc595c.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: TM(Shenzhen Titan Micro Elec) datasheet (7 pp, sha256
0df82930482468dc, retrieved 2026-10-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).