Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

SK6512SD4-33

Suntek · Linear Voltage Regulators (LDO) · DFN1x1-4

SK6512SD4-33 from Suntek, in a DFN1x1-4. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Supply input pin (up to 36 V operating) that must be closely decoupled to GND with a 1 μF or greater ceramic capacitor.
2 GND power_in Ground.
3 NC unconnected No connection.
4 OUT power_out Regulated output pin (200 mA max) that needs a 1 μF or greater ceramic capacitor bypassed to ground.
5 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Suntek
Package DFN1x1-4
Category Power Supply Chip
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage Operation Range VIN 36 V 5
DC Supply Quiescent Current IQ 1.5 3 μA VIN = VOUT + 2 V, TA = 25° 5
Line Regulation RegLINE 0.01 0.04 %/V VIN = VOUT + 1 V to 30 V, IOUT = 10 mA 5
Load Regulation RegLOAD 5 20 mV IOUT from 1 mA to 150 mA, VIN = VOUT + 2 V 5
Load Regulation RegLOAD 25 60 mV IOUT from 1 mA to 150 mA, VIN = 10 V 5
Dropout Voltage VDROP 820 mV VOUT = 3.3 V, IOUT = 150 mA 5
Dropout Voltage VDROP 520 mV VOUT = 3.3 V, IOUT = 100 mA 5
Maximum Output Current IOUT 200 mA VIN = VOUT + 1 V 5
Short Current Protection ISHORT 100 mA OUT short to GND 5
Output Noise eN 90 μVRMS 10 Hz to 100 kHz, IOUT = 30 mA 5
IN pin to GND pin -0.3 40 V 4
OUT pin to GND pin -0.3 6 V 4
Operating Junction Temperature -40 125 ℃ 4
Storage Temperature -65 150 ℃ 4
Lead Temperature 300 ℃ Soldering, 10 sec 4
ESD (HBM) -2000 2000 V ESDA/JEDEC JS-001-2017 4
Thermal Resistance Junction to Ambient 180 ℃/W DFN1×1-4 4
Output Capacitance COUT 1 10 μF Recommended output capacitor, ESR 5 mΩ to 100 mΩ, X7R or X5R 4
Input Capacitance CIN 1 10 μF Recommended ceramic capacitor between VIN and GND 4

CAD (KiCad official)

  • Symbol: SK6512SD4-33
  • Footprint: Package_DFN_QFN:UDFN-4-1EP_1x1mm_P0.65mm_EP0.48x0.48mm
  • 3D model: DFN1x1-4 (KiCad packages3D, STEP)
  • 3D model files: sk6512sd4-33-etched.step / sk6512sd4-33-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); sk6512sd4-33.step / sk6512sd4-33.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Suntek datasheet (11 pp, sha256 7d2b2e8e5e8c2dd0, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF