Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CA-IF4220NF

Chipanalog · RF Transceiver ICs · SOIC-14

CA-IF4220NF from Chipanalog, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected This pin is not connected internally and is left floating.
2 RO output Receiver bus output: goes high when the receiver is enabled and VID is above VTH+ or the bus is open, shorted or idle, and is high-impedance when REB is high or open; the absolute maximum rating is VCC+0.3 V.
3 REB input Receiver enable input, active low: the receiver is enabled when REB is low and disabled (high-impedance output) when REB is high or open; absolute maximum voltage is 7.0 V.
4 DE input Driver enable input, active high: the driver outputs Y and Z are enabled when DE is high and set to high-impedance when DE is low; DE has an internal pull-down to GND so the driver is disabled when open; absolute maximum voltage is 7.0 V.
5 DI input Driver data input: drives Y high and Z low when DI is high and the reverse when DI is low while DE is high; DI has an internal pull-up to VCC, with VIL max 0.8 V and VIH min 2 V; absolute maximum voltage is 7.0 V.
6 GND power_in Ground reference for the device.
7 GND power_in Ground reference for the device (pin appears as GND in the pin diagram on the same page; not listed in the pin function table).
8 NC unconnected This pin is not connected internally and is left floating.
9 Y output Driver non-inverting bus output (VOD = VY - VZ is positive when DI is high); bus pin rated for ±30 V absolute maximum.
10 Z output Driver inverting bus output (goes low when DI is high); bus pin rated for ±30 V absolute maximum.
11 B input Receiver inverting input; common-mode range ±15 V with bus fault protection to ±30 V.
12 A input Receiver non-inverting input; common-mode range ±15 V with bus fault protection to ±30 V.
13 VCC power_in Positive analog supply; recommended operating range is 3 V to 5.5 V (absolute maximum 7.0 V).
14 VCC power_in Positive analog supply; recommended operating range is 3 V to 5.5 V (absolute maximum 7.0 V). Pins 13 and 14 are both VCC.

Key specifications

Parameter Value
Manufacturer Chipanalog
Package SOIC-14
Category RF And Wireless
Pins 14

CAD (KiCad official)

  • Symbol: CA-IF4220NF
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)
  • 3D model files: ca-if4220nf-etched.step / ca-if4220nf-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ca-if4220nf.step / ca-if4220nf.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Chipanalog datasheet (18 pp, sha256 3c0d2a99365f8e5f, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF