RS5040XK
Public Made by Adomby adom
Jiangsu RUNIC Tech Voltage Reference, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownRS5040XK
Jiangsu RUNIC Tech · Voltage Reference · SOIC-8
RS5040XK from Jiangsu RUNIC Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | DNC | unconnected | Do Not Connect. This pin must be left floating; do not tie it to any signal, supply, or ground. |
| 2 | VIN | power_in | Input supply voltage. Minimum supply is 4 V; operating range is VOUT+0.5 V to 16 V (absolute max 18 V). Bypass to GND with a 1 µF capacitor. |
| 3 | NC | unconnected | No internal connection. May be left floating or tied to any potential without affecting device operation. |
| 4 | GND | power_in | Ground reference. All voltages are referenced to this pin. |
| 5 | NC | unconnected | No internal connection. May be left floating or tied to any potential without affecting device operation. |
| 6 | VOUT | output | Reference voltage output. Nominal 4.096 V for RS5040. Capable of sourcing/sinking up to ±10 mA. Recommended output capacitor 1 µF (capacitive load range 1 µF to 50 µF). |
| 7 | NC | unconnected | No internal connection. May be left floating or tied to any potential without affecting device operation. |
| 8 | DNC | unconnected | Do Not Connect. This pin must be left floating; do not tie it to any signal, supply, or ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Jiangsu RUNIC Tech |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
RS5040XK
CAD (KiCad official)
- Symbol:
RS5040XK - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
rs5040xk-etched.step/rs5040xk-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);rs5040xk.step/rs5040xk.glbare the bare package body.
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
rs5040xk.step |
122 KB | You want the bare part, or you mark your own boards. |
rs5040xk-etched.step |
1.9 MB | You want the part with RS5040XK already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 483 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Jiangsu RUNIC Tech datasheet (17 pp, sha256
3dc7f62e26d9c72a, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).